| 43560d8e | 22-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
feat(st): adapt stm32 linker scripts for clang
With Clang, the address inside a section does not seem relative to its start address. Use ABSOLUTE keyword for those addresses. For stm32 binary contai
feat(st): adapt stm32 linker scripts for clang
With Clang, the address inside a section does not seem relative to its start address. Use ABSOLUTE keyword for those addresses. For stm32 binary containing BL2 and its DT, we can use that as PIE is not used (either disabled or used with BL2_IN_XIP_MEM). This is still working with GCC.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: I4e06c8a72c41370695db27fb6c52414487dfae47
show more ...
|
| 67788359 | 22-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
feat(st): update stm32 linker scripts
Remove an extra dot for the .data section. Use FILL(0) instead of *(.data*). There is nothing there matching this expression and was just use to have a filler.
feat(st): update stm32 linker scripts
Remove an extra dot for the .data section. Use FILL(0) instead of *(.data*). There is nothing there matching this expression and was just use to have a filler. Use explicit FILL(0) instead.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Ib5fc7dcdfe2b34b6892602512b8ae4115d45f307
show more ...
|
| 454441e7 | 22-Jan-2025 |
Yann Gautier <yann.gautier@st.com> |
fix(st): mark INCBIN-generated sections as SHF_ALLOC
This is the same as rk3399 patch[1], add "a" option for sections added to create stm32 file (containing BL2 and its DTB) in order to properly lin
fix(st): mark INCBIN-generated sections as SHF_ALLOC
This is the same as rk3399 patch[1], add "a" option for sections added to create stm32 file (containing BL2 and its DTB) in order to properly link with clang. This is still working with GCC.
[1]: 279cad8ed3 fix(rk3399): mark INCBIN-generated sections as SHF_ALLOC
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Id5db55580c9c156aa6bf616c7c09a9307bca85f9
show more ...
|
| 44bf9523 | 25-May-2022 |
Yann Gautier <yann.gautier@st.com> |
feat(st): remove unsupported option for clang
Clang supports -Wformat-signedness starting from version 19. As it is not yet very deployed, enable the warning only for GCC.
Signed-off-by: Yann Gauti
feat(st): remove unsupported option for clang
Clang supports -Wformat-signedness starting from version 19. As it is not yet very deployed, enable the warning only for GCC.
Signed-off-by: Yann Gautier <yann.gautier@st.com> Change-Id: Ib941a04a64b62402a5d47c561530912c62f29838
show more ...
|
| 139a5d05 | 18-Apr-2025 |
Madhukar Pappireddy <madhukar.pappireddy@arm.com> |
Merge changes I86959e67,I0b0d1d36,I5b5267f4,I056c8710,I3474aa97 into integration
* changes: chore: fix preprocessor checks refactor: convert arm platforms to use the generic GIC driver refacto
Merge changes I86959e67,I0b0d1d36,I5b5267f4,I056c8710,I3474aa97 into integration
* changes: chore: fix preprocessor checks refactor: convert arm platforms to use the generic GIC driver refactor(gic): promote most of the GIC driver to common code refactor: make arm_gicv2.c and arm_gicv3.c common refactor(fvp): use more arm generic code for gicv3
show more ...
|
| 03a8a06c | 18-Apr-2025 |
Gavin Liu <gavin.liu@mediatek.com> |
refactor(mediatek): remove unused topology version
Remove the topology/armv9 directory as it is no longer in use. The current ARM v9 platform now utilizes topology/group_4_3_1.
Change-Id: I5fd0266b
refactor(mediatek): remove unused topology version
Remove the topology/armv9 directory as it is no longer in use. The current ARM v9 platform now utilizes topology/group_4_3_1.
Change-Id: I5fd0266bb3320b5273bfd3b5ecffbfc90fb19664 Signed-off-by: Gavin Liu <gavin.liu@mediatek.com>
show more ...
|
| 92aa7b42 | 04-Feb-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
chore: fix preprocessor checks
We can also drop the preprocessor check from plat_gic_init - it was introduced because the tsp needed to call this function on gicv2 but not gicv3 and this was the cle
chore: fix preprocessor checks
We can also drop the preprocessor check from plat_gic_init - it was introduced because the tsp needed to call this function on gicv2 but not gicv3 and this was the cleanest way to filter this out. Now that we have the generic driver, the caller has all the tools to cater for this. Callers have been converted so this is redundant.
Also, the FVP observes different behaviour on debug and release builds in regards to the contents of plat_params_from_bl2. Make this explicit so that release builds with ENABLE_ASSERTIONS=1 are possible.
Change-Id: I86959e67460d0c25c558f33c08e6233a8b6eeb7f Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| c5c54e20 | 07-Jan-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
refactor: convert arm platforms to use the generic GIC driver
This reduces the code the platforms have to carry and makes their build rules a bit simpler.
The main benefit is that plat_my_core_pos(
refactor: convert arm platforms to use the generic GIC driver
This reduces the code the platforms have to carry and makes their build rules a bit simpler.
The main benefit is that plat_my_core_pos() no longer needs to be called within the driver, helping with performance a bit.
Change-Id: I0b0d1d36d20d67c41c8c9dc14ade11bda6d4a6af Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 06b99f7a | 17-Apr-2025 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "hm/evlog" into integration
* changes: refactor(measured-boot): refine event log lib docs refactor(fvp): explicitly handle event log errors feat(measured-boot): make e
Merge changes from topic "hm/evlog" into integration
* changes: refactor(measured-boot): refine event log lib docs refactor(fvp): explicitly handle event log errors feat(measured-boot): make event log lib standalone
show more ...
|
| 198636d8 | 17-Apr-2025 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "fix(versal-net): enable PSCI reset2 interface" into integration |
| 5d893410 | 07-Jan-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
refactor(gic): promote most of the GIC driver to common code
More often than not, Arm based systems include some revision of a GIC. There are two ways of adding support for them in platform code - c
refactor(gic): promote most of the GIC driver to common code
More often than not, Arm based systems include some revision of a GIC. There are two ways of adding support for them in platform code - calling the top-level helpers from plat/arm/common/arm_gicvX.c or by using the driver directly. Both of these methods allow for a high degree of customisation - most functions are defined to be weak and there are no calls to any of them in generic code.
As it turns out, requirements around those GICs are largely the same. Platforms that use arm_gicvX.c use the helpers identically among each other. Platforms that use the driver directly tend to end up with calls that look a lot like the arm_gicvX.c helpers and the weakness of the functions are never exercised.
All of this results in a lot of code duplication to do what is essentially the same thing. Even though it's not a lot of code, when multiplied among many platforms it becomes significant and makes refactoring it quite difficult. It's also bug prone since the steps are a little convoluted and things are likely to work even with subtle errors (see 50009f61177421118f42d6a000611ba0e613d54b).
So promote as much of the GIC to be called from common code. Do the setup in bl31_main() and have every PSCI method do the state management directly instead of delegating it to the platform hooks. We can base this implementation on arm_gicvX.c since they already offer logical names and have worked quite well so far with minimal changes.
The main benefit of doing this is reduced code duplication. If we assume that, outside of some platform setup, GIC management is identical, then a platform can add support by telling the build system, regardless of GIC revision. The other benefit is performance - BL31 and PSCI already know the core_pos and they can pass it as an argument instead of having to call plat_my_core_pos(). Now, the only platform specific GIC actions necessary are the saving and restoring of context on entering and exiting a power domain. The PSCI library does not keep track of this so it is unable perform it itself. The routines themselves are also provided.
For compatibility all of this is hidden behind a build flag. Platforms are encouraged to adopt this driver, but it would not be practical to convert and validate every GIC based platform.
This patch renames the functions in question to follow the gic_<function>() convention. This allows the names to be version agnostic.
Finally, drop the weak definitions - they are unused, likely to remain so, and can be added back if the need arises.
Change-Id: I5b5267f4b72f633fb1096400ec8e4b208694135f Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 35d18d8d | 07-Jan-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
refactor: make arm_gicv2.c and arm_gicv3.c common
These files were meant to be platform specific, but they are generic enough that a range of platforms find them useful. However, refactoring them is
refactor: make arm_gicv2.c and arm_gicv3.c common
These files were meant to be platform specific, but they are generic enough that a range of platforms find them useful. However, refactoring them is difficult as their use is platform specific. So copy them to a generic place and redirect platforms to them.
The new copies will remain for compatibility for platforms that don't want to or can't take up upcoming refactors and the old copies can be drastically refactored to make them more widely applicable.
Change-Id: I056c8710cdda4d8a81b324d392762c29e02cdae1 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| cb331826 | 12-Dec-2024 |
Boyan Karatotev <boyan.karatotev@arm.com> |
refactor(fvp): use more arm generic code for gicv3
The arm generic implementation for the GIC is quite comprehensive and the fvp's requirements don't diverge too much. Despite that, they completely
refactor(fvp): use more arm generic code for gicv3
The arm generic implementation for the GIC is quite comprehensive and the fvp's requirements don't diverge too much. Despite that, they completely override a lot of code that is effectively reused. Use the generic implementation instead to make it easier to follow and override as little code as possible.
Change-Id: I3474aa970d7fbb91d75c0be6a255bc0da734f860 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| ee656609 | 16-Apr-2025 |
André Przywara <andre.przywara@arm.com> |
Merge changes Id942c20c,Idd286bea,I8917a26e,Iec8c3477,If3c25dcd, ... into integration
* changes: feat(cpufeat): enable FEAT_PAuth to FEAT_STATE_CHECKED perf(cpufeat): centralise PAuth key saving
Merge changes Id942c20c,Idd286bea,I8917a26e,Iec8c3477,If3c25dcd, ... into integration
* changes: feat(cpufeat): enable FEAT_PAuth to FEAT_STATE_CHECKED perf(cpufeat): centralise PAuth key saving refactor(cpufeat): convert FEAT_PAuth setup to C refactor(cpufeat): prepare FEAT_PAuth for FEATURE_DETECTION chore(cpufeat): remove PAuth presence checks feat(cpufeat): enable FEAT_BTI to FEAT_STATE_CHECKED
show more ...
|
| 8d9f5f25 | 02-Apr-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
feat(cpufeat): enable FEAT_PAuth to FEAT_STATE_CHECKED
FEAT_PAuth is the second to last feature to be a boolean choice - it's either unconditionally compiled in and must be present in hardware or it
feat(cpufeat): enable FEAT_PAuth to FEAT_STATE_CHECKED
FEAT_PAuth is the second to last feature to be a boolean choice - it's either unconditionally compiled in and must be present in hardware or it's not compiled in. FEAT_PAuth is architected to be backwards compatible - a subset of the branch guarding instructions (pacia/autia) execute as NOPs when PAuth is not present. That subset is used with `-mbranch-protection=standard` and -march pre-8.3. This patch adds the necessary logic to also check accesses of the non-backward compatible registers and allow a fully checked implementation.
Note that a checked support requires -march to be pre 8.3, as otherwise the compiler will include branch protection instructions that are not NOPs without PAuth (eg retaa) which cannot be checked.
Change-Id: Id942c20cae9d15d25b3d72b8161333642574ddaa Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 5462bd4a | 16-Apr-2025 |
Yann Gautier <yann.gautier@st.com> |
Merge "fix(rd1ae): rename legacy MPAM build option" into integration |
| ec56d595 | 15-Apr-2025 |
Soby Mathew <soby.mathew@arm.com> |
Merge changes from topic "sm/rpkm" into integration
* changes: docs(rmmd): document the EL3-RMM IDE KM Interface feat(trp): test el3-rmm ide km interface feat(rmmd): el3-rmm ide key management
Merge changes from topic "sm/rpkm" into integration
* changes: docs(rmmd): document the EL3-RMM IDE KM Interface feat(trp): test el3-rmm ide km interface feat(rmmd): el3-rmm ide key management interface
show more ...
|
| 86e08d47 | 14-Mar-2025 |
Harrison Mutai <harrison.mutai@arm.com> |
refactor(fvp): explicitly handle event log errors
Following the patch that introduced errno returns in the event log APIs, ensure that errors are properly handled within FVP instead of being ignored
refactor(fvp): explicitly handle event log errors
Following the patch that introduced errno returns in the event log APIs, ensure that errors are properly handled within FVP instead of being ignored.
Change-Id: I5e736b81d9a17ff10dbab6e65bc6506b71c7c9bd Signed-off-by: Harrison Mutai <harrison.mutai@arm.com>
show more ...
|
| 09abae06 | 24-Mar-2025 |
Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> |
fix(xilinx): resolve misra rule 2.3 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.2.3: - A project should not contain unused type declarations. - Fix: - Removed unuse
fix(xilinx): resolve misra rule 2.3 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.2.3: - A project should not contain unused type declarations. - Fix: - Removed unused code.
Change-Id: Ica5982fe83485da79ac18d45b44e66f5f37fb6e7 Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
show more ...
|
| d87b0ce3 | 24-Mar-2025 |
Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> |
fix(xilinx): resolve misra rule 2.7 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.2.7: - There should be no unused parameters in functions. - Fix: - Type casted unuse
fix(xilinx): resolve misra rule 2.7 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.2.7: - There should be no unused parameters in functions. - Fix: - Type casted unused parameters to void.
Change-Id: I940109631dbabfbd960c1bc7b183cf865ff312c9 Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
show more ...
|
| eec03e94 | 21-Mar-2025 |
Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> |
fix(xilinx): resolve misra rule 8.6 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.8.6: - An identifier with external linkage shall have exactly one external definit
fix(xilinx): resolve misra rule 8.6 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.8.6: - An identifier with external linkage shall have exactly one external definition. - Fix: - Removed redundant function declarations since it is not defined.
Change-Id: If003efbfa08ee6ff4f545605ef34dfd16f33b664 Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
show more ...
|
| c35fe294 | 21-Mar-2025 |
Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> |
fix(xilinx): resolve misra rule 11.3 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.11.3: - A cast shall not be performed between a pointer to object type and a poin
fix(xilinx): resolve misra rule 11.3 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.11.3: - A cast shall not be performed between a pointer to object type and a pointer to a different object type. - Fix: - Removed unnecessary cast of pointers.
Change-Id: Iba5dbec0784dcaa86e3a00bd213cbc2711d12029 Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
show more ...
|
| e5adcfcd | 21-Mar-2025 |
Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> |
fix(xilinx): resolve misra rule 2.2 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.2.2: - There shall be no dead code. - Fix: - Moved code to macro protected section.
fix(xilinx): resolve misra rule 2.2 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.2.2: - There shall be no dead code. - Fix: - Moved code to macro protected section.
Change-Id: I58b340aa452b67ba765dfe33ff7eb64a4eac8624 Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
show more ...
|
| fd44cc7e | 19-Mar-2025 |
Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com> |
fix(xilinx): resolve misra rule 15.7 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.15.7: - All if...else if constructs shall be terminated with an else statement. - Fix
fix(xilinx): resolve misra rule 15.7 violations
Fixed below MISRA violation: - MISRA Violation: MISRA-C:2012 R.15.7: - All if...else if constructs shall be terminated with an else statement. - Fix: - Convert the final else if into an else statement to comply with MISRA guidelines
Change-Id: I1f54d955958538529a10f146a506ce2a3474f8d7 Signed-off-by: Devanshi Chauhan Alpeshbhai <devanshi.chauhanalpeshbhai@amd.com>
show more ...
|
| f036ddaf | 09-Apr-2025 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
chore(tc): remove TC2 platform variant
Remove TC2 platform support which was deprecated in the last release.
Change-Id: Ibf4a94a0168151ebc66eaca044a143c51e974a1f Signed-off-by: Manish V Badarkhe <M
chore(tc): remove TC2 platform variant
Remove TC2 platform support which was deprecated in the last release.
Change-Id: Ibf4a94a0168151ebc66eaca044a143c51e974a1f Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|