Home
last modified time | relevance | path

Searched refs:DQS (Results 1 – 25 of 37) sorted by relevance

12

/rk3399_rockchip-uboot/board/advantech/dms-ba16/
H A Dsamsung-2g.cfg9 /* Read DQS Gating calibration */
H A Dmicron-1g.cfg9 /* Read DQS Gating calibration */
/rk3399_rockchip-uboot/board/aristainetos/
H A Dnt5cc256m16cp.cfg13 * DQS gating, read delay, write delay calibration values
H A Dmt41j128M.cfg14 * DQS gating, read delay, write delay calibration values
/rk3399_rockchip-uboot/board/freescale/mx6sxsabresd/
H A Dimximage.cfg88 /* DQS Read Gate */
/rk3399_rockchip-uboot/board/freescale/mx6sxsabreauto/
H A Dimximage.cfg88 /* DQS Read Gate */
/rk3399_rockchip-uboot/board/samtec/vining_2000/
H A Dimximage.cfg88 /* DQS Read Gate */
/rk3399_rockchip-uboot/board/ge/bx50v3/
H A Dbx50v3.cfg71 /* Read DQS Gating calibration */
/rk3399_rockchip-uboot/drivers/ddr/marvell/axp/
H A Dddr3_read_leveling.c123 dram_info->rl_val[cs][pup][DQS] = in ddr3_read_leveling_hw()
733 dram_info->rl_val[cs][pup][DQS] = (reg & 0x3F); in ddr3_read_leveling_single_cs_rl_mode()
1208 dram_info->rl_val[cs][pup][DQS] = (reg & 0x3F); in ddr3_read_leveling_single_cs_window_mode()
H A Dddr3_hw_training.h116 #define DQS 6 macro
/rk3399_rockchip-uboot/board/seco/mx6quq7/
H A Dmx6quq7-2g.cfg96 /* DQS gating, read delay, write delay calibration values */
/rk3399_rockchip-uboot/board/Seagate/nas220/
H A Dkwbimage.cfg105 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/Marvell/guruplug/
H A Dkwbimage.cfg101 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/Seagate/dockstar/
H A Dkwbimage.cfg104 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/Synology/ds109/
H A Dkwbimage.cfg105 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/ccv/xpress/
H A Dimximage.cfg106 /* Read DQS Gating calibration */
/rk3399_rockchip-uboot/board/Marvell/dreamplug/
H A Dkwbimage.cfg102 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/Seagate/goflexhome/
H A Dkwbimage.cfg107 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/Marvell/sheevaplug/
H A Dkwbimage.cfg101 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/LaCie/netspace_v2/
H A Dkwbimage.cfg101 # bit10: 0, differential DQS enabled
H A Dkwbimage-is2.cfg101 # bit10: 0, differential DQS enabled
H A Dkwbimage-ns2l.cfg101 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/cloudengines/pogo_e02/
H A Dkwbimage.cfg105 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/raidsonic/ib62x0/
H A Dkwbimage.cfg102 # bit10: 0, differential DQS enabled
/rk3399_rockchip-uboot/board/keymile/km_arm/
H A Dkwbimage.cfg113 # bit10: 0, differential DQS enabled

12