| /optee_os/core/drivers/clk/sam/ |
| H A D | sama7g5_clk.c | 761 const char *parents[8]; member
774 .parents = { "syspll_divpmcck",
785 .parents = { "audiopll_divck", },
794 .parents = { "ddrpll_divpmcck", "imgpll_divpmcck", },
803 .parents = { "syspll_divpmcck", "baudpll_divpmcck", },
812 .parents = { "syspll_divpmcck", "baudpll_divpmcck", },
821 .parents = { "syspll_divpmcck", "baudpll_divpmcck", },
830 .parents = { "syspll_divpmcck", "baudpll_divpmcck", },
839 .parents = { "syspll_divpmcck", "baudpll_divpmcck", },
848 .parents = { "syspll_divpmcck", "baudpll_divpmcck", },
[all …]
|
| H A D | sama5d2_clk.c | 334 struct clk *parents[PARENT_SIZE] = {NULL}; in pmc_setup() local
390 parents[0] = main_rc_osc; in pmc_setup()
391 parents[1] = main_osc; in pmc_setup()
392 main_clk = at91_clk_register_sam9x5_main(pmc, "mainck", parents, 2); in pmc_setup()
445 parents[0] = slow_clk; in pmc_setup()
446 parents[1] = main_clk; in pmc_setup()
447 parents[2] = plladivck; in pmc_setup()
448 parents[3] = utmi_clk; in pmc_setup()
451 parents, in pmc_setup()
480 parents[0] = plladivck; in pmc_setup()
[all …]
|
| H A D | at91_usb.c | 87 struct clk **parents, uint8_t num_parents, in _at91sam9x5_clk_register_usb() argument
93 clk = clk_alloc(name, &at91sam9x5_usb_ops, parents, num_parents); in _at91sam9x5_clk_register_usb()
118 struct clk **parents, uint8_t num_parents) in at91sam9x5_clk_register_usb() argument
120 return _at91sam9x5_clk_register_usb(pmc, name, parents, in at91sam9x5_clk_register_usb()
|
| H A D | at91_clk.h | 195 struct clk **parents,
225 struct clk **parents, uint8_t num_parents);
230 const char *name, struct clk **parents,
247 const char *name, struct clk **parents,
254 at91_clk_i2s_mux_register(const char *name, struct clk **parents,
|
| H A D | at91_i2s_mux.c | 45 at91_clk_i2s_mux_register(const char *name, struct clk **parents, in at91_clk_i2s_mux_register() argument
51 clk = clk_alloc(name, &clk_i2s_mux_ops, parents, num_parents); in at91_clk_i2s_mux_register()
|
| H A D | at91_master.c | 116 struct clk **parents, in at91_clk_register_master_internal() argument
124 if (!name || !num_parents || !parents) in at91_clk_register_master_internal()
127 clk = clk_alloc(name, ops, parents, num_parents); in at91_clk_register_master_internal()
157 struct clk **parents, in at91_clk_register_master_pres() argument
163 parents, layout, in at91_clk_register_master_pres()
|
| H A D | at91_programmable.c | 135 const char *name, struct clk **parents, in at91_clk_register_programmable() argument
144 clk = clk_alloc(name, &programmable_ops, parents, num_parents); in at91_clk_register_programmable()
|
| H A D | at91_generated.c | 154 const char *name, struct clk **parents, in at91_clk_register_generated() argument
163 clk = clk_alloc(name, &generated_ops, parents, num_parents); in at91_clk_register_generated()
|
| /optee_os/core/drivers/clk/ |
| H A D | clk-stm32-core.h | 191 .parents = { (_parent) },\
203 .parents = { (_parent) },\
215 .parents = { (_parent) },\
227 .parents = _parents,\
239 .parents = { _parent },\
254 .parents = _parents,\
|
| H A D | clk.c | 46 clk->parents[parent] = parent_clks[parent]; in clk_alloc()
94 return clk->parents[pidx]; in clk_get_parent_by_index()
105 clk->parent = clk->parents[0]; in clk_init_parent()
111 clk->parent = clk->parents[pidx]; in clk_init_parent()
|
| H A D | clk-stm32mp21.c | 2516 .parents = { NULL },\
2528 .parents = { NULL },\
2536 .parents = { NULL },\
2547 .parents = { (_parent) },\
2559 .parents = { (_parent) },\
2571 .parents = { (_parent) },\
2583 .parents = PLL_PARENTS,\
2597 .parents = PLL_PARENTS,\
2611 .parents = PLL_PARENTS,\
2627 .parents = _parents,\
[all …]
|
| H A D | clk-stm32mp13.c | 1951 .parents = { _parent },\
1965 .parents = _parents,\
1980 .parents = _parents,\
1995 .parents = _parents,\
2038 .parents = { NULL }, \
2064 .parents = { &ck_hsi, &ck_hse },
2077 .parents = { &ck_pll1_vco },
2092 .parents = { &ck_pll1p },
2143 .parents = { &ck_hsi, &ck_hse, &ck_pll1p, &ck_pll1p_div },
2155 .parents = { &ck_hsi, &ck_hse, &ck_pll2p },
[all …]
|
| H A D | clk-stm32mp25.c | 2537 .parents = { NULL },\
2549 .parents = { NULL },\
2561 .parents = { (_parent) },\
2573 .parents = { (_parent) },\
2585 .parents = PLL_PARENTS,\
2599 .parents = PLL_PARENTS,\
2613 .parents = PLL_PARENTS,\
2627 .parents = PLL_PARENTS,\
2667 .parents = {\
2747 .parents = { &ck_pll1, &ck_flexgen_63 },
[all …]
|
| /optee_os/core/arch/arm/dts/ |
| H A D | sama7g5.dtsi | 445 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
477 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
493 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
509 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
525 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
541 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
557 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
588 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
601 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
614 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_SYSPLL>;
[all …]
|
| H A D | sama5d2.dtsi | 130 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>;
142 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>;
154 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>;
200 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>;
212 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>;
784 assigned-clock-parents = <&pmc PMC_TYPE_GCK 54>;
798 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>;
1220 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>;
|
| H A D | stm32mp15xx-dhcom-som.dtsi | 478 /* assigned-clock-parents = <&rcc PLL4_P>; Not supported */
|
| /optee_os/core/include/drivers/ |
| H A D | clk.h | 48 struct clk *parents[]; member
|