| #
6a977fc4 |
| 02-Oct-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: stm32: fix stm32mp13 clock gates initialization
Correct STM32MP13 clock gates initialization regarding the enable reference counting. The fixed commit introduced side effect where cloc
drivers: clk: stm32: fix stm32mp13 clock gates initialization
Correct STM32MP13 clock gates initialization regarding the enable reference counting. The fixed commit introduced side effect where clock gates with a disable init state overflow the gate refcount to -1 and clock gates with a enable init state take a refcount that is never released.
For this purpose, add stm32_gate_set_init_state() function in stm32 clock core driver for STM32MP13 gate clocks initialization expects to set some clock gate hardware state (enabled or disabled) before any refcount is considered.
Fixes: 2b028a2ba197 ("clk: implement multi-gate management at core level") Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| #
a3552708 |
| 11-Mar-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: clk-stm32mp13: fix memory corruption on oscillator parent
Fix oscillators struct clk instances for STM32MP13 clock driver. These clocks have 1 parent that is set during driver initiali
drivers: clk: clk-stm32mp13: fix memory corruption on oscillator parent
Fix oscillators struct clk instances for STM32MP13 clock driver. These clocks have 1 parent that is set during driver initialization, based on device tree content, whereas referred bugged commit defined 0 parents and did not allocate memory for the parent reference.
Fixes: 95f2142bf848 ("drivers: clk: clk-stm32mp13: don't gate/ungate oscillators not wired") Tested-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com> Acked-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| #
821cb656 |
| 31-Jan-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: get stm32mp13 PLL output clock duty cycle
Implement get_duty_cycle clock operation for STM32MP13 PLL output clocks.
Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Sign
drivers: clk: get stm32mp13 PLL output clock duty cycle
Implement get_duty_cycle clock operation for STM32MP13 PLL output clocks.
Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
show more ...
|
| #
1bc6d1bc |
| 26-Jan-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: set stm32mp13 clock flags
On STM32MP13 SoC, setting PLL1P, PLL1P_DIV, MPU, AXI and MLAHB clocks rate must be handled from their respective parent clock. Set flag CLK_SET_RATE_PARENT fo
drivers: clk: set stm32mp13 clock flags
On STM32MP13 SoC, setting PLL1P, PLL1P_DIV, MPU, AXI and MLAHB clocks rate must be handled from their respective parent clock. Set flag CLK_SET_RATE_PARENT for these clocks.
On STM32MP13 SoC, MPU, AXI and MLAHB clocks are internal bus clocks that must not be disabled even when we re-parent them. Set flag CLK_SET_PARENT_PRE_ENABLE for these clocks.
Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
show more ...
|
| #
da1a293e |
| 31-Jan-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: clk-stm32mp13: round up VCO to the nearest frequency
Round up the vco clock to avoid unexpected clock rate: - 999,999,023 Hz instead 1,000,000,000 Hz - 417,755,859 Hz instead 417,800,0
drivers: clk: clk-stm32mp13: round up VCO to the nearest frequency
Round up the vco clock to avoid unexpected clock rate: - 999,999,023 Hz instead 1,000,000,000 Hz - 417,755,859 Hz instead 417,800,000 Hz
Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
show more ...
|
| #
95f2142b |
| 31-Jan-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: clk-stm32mp13: don't gate/ungate oscillators not wired
If an oscillator is not wired we shouldn't gate it to avoid a panic. For example the external LSE oscillator may not be supported
drivers: clk: clk-stm32mp13: don't gate/ungate oscillators not wired
If an oscillator is not wired we shouldn't gate it to avoid a panic. For example the external LSE oscillator may not be supported on a board in which case node named clk-lse is disabled in the board DTS file.
Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
show more ...
|
| #
e84c2998 |
| 31-Jan-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: clk-stm32mp13: add ADC and SPI clocks
Add definition of ADCs and SPI buses clocks for platform variant STM32MP13.
Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed
drivers: clk: clk-stm32mp13: add ADC and SPI clocks
Add definition of ADCs and SPI buses clocks for platform variant STM32MP13.
Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| #
64a52f9d |
| 26-Jan-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: fix indentation in stm32mp13 clock driver
Fix indentation issues in STM32MP13 clock driver.
Fixes: 5436921f6866 ("clk: stm32mp13: add all clocks for STM32MP13") Reviewed-by: Gatien Ch
drivers: clk: fix indentation in stm32mp13 clock driver
Fix indentation issues in STM32MP13 clock driver.
Fixes: 5436921f6866 ("clk: stm32mp13: add all clocks for STM32MP13") Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| #
f4dba325 |
| 26-Jan-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: fix some stm32mp13 clock controls
Correct control field definitions for some STM32MP13 clock.
Fixes: 5436921f6866 ("clk: stm32mp13: add all clocks for STM32MP13") Reviewed-by: Gatien
drivers: clk: fix some stm32mp13 clock controls
Correct control field definitions for some STM32MP13 clock.
Fixes: 5436921f6866 ("clk: stm32mp13: add all clocks for STM32MP13") Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| #
a32213b8 |
| 26-Jan-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: clk: fix stm32mp13 RNG1 parent clock
Correct RNG1 clock parent list as LSE is not part of according to the STM32MP13xx reference manual.
Fixes: 5436921f6866 ("clk: stm32mp13: add all clock
drivers: clk: fix stm32mp13 RNG1 parent clock
Correct RNG1 clock parent list as LSE is not part of according to the STM32MP13xx reference manual.
Fixes: 5436921f6866 ("clk: stm32mp13: add all clocks for STM32MP13") Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| #
f354a5d8 |
| 05-Apr-2023 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
core: replace _fdt_ prefix with fdt_ for device tree API
As per upstream discussion, there is no reason to keep _fdt_ prefix. Replaces it with fdt_ for all occurrences.
Signed-off-by: Gatien Cheval
core: replace _fdt_ prefix with fdt_ for device tree API
As per upstream discussion, there is no reason to keep _fdt_ prefix. Replaces it with fdt_ for all occurrences.
Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@linaro.org>
show more ...
|
| #
f73343d3 |
| 06-Jul-2022 |
Gatien Chevallier <gatien.chevallier@foss.st.com> |
drivers: clk: clk-stm32mp13: add ck_mlahb to critical clocks
This clock must remain enabled as long as the platform is running.
Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com> Sign
drivers: clk: clk-stm32mp13: add ck_mlahb to critical clocks
This clock must remain enabled as long as the platform is running.
Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com> Signed-off-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@linaro.org> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| #
5436921f |
| 14-Feb-2022 |
Gabriel Fernandez <gabriel.fernandez@foss.st.com> |
clk: stm32mp13: add all clocks for STM32MP13
Registers all STM32PM13 clock with the clock framework.
Acked-by: Etienne Carriere <etienne.carriere@linaro.org> Signed-off-by: Gabriel Fernandez <gabri
clk: stm32mp13: add all clocks for STM32MP13
Registers all STM32PM13 clock with the clock framework.
Acked-by: Etienne Carriere <etienne.carriere@linaro.org> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
show more ...
|
| #
e5e793a6 |
| 25-Nov-2021 |
Gabriel Fernandez <gabriel.fernandez@foss.st.com> |
clk: stm32mp13: Introduce STM32MP13 clocks platform
This driver uses a clk-stm32-core API to manage STM32 gates, dividers and muxes. The goal of this first patch is to parse the device tree and init
clk: stm32mp13: Introduce STM32MP13 clocks platform
This driver uses a clk-stm32-core API to manage STM32 gates, dividers and muxes. The goal of this first patch is to parse the device tree and initialize a platform data to configure the clock tree.
Acked-by: Etienne Carriere <etienne.carriere@linaro.org> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@foss.st.com>
show more ...
|