Home
last modified time | relevance | path

Searched refs:phase (Results 1 – 25 of 548) sorted by relevance

12345678910>>...22

/OK3568_Linux_fs/kernel/drivers/clk/hisilicon/
H A Dclk-hisi-phase.c30 static int hisi_phase_regval_to_degrees(struct clk_hisi_phase *phase, in hisi_phase_regval_to_degrees() argument
35 for (i = 0; i < phase->phase_num; i++) in hisi_phase_regval_to_degrees()
36 if (phase->phase_regvals[i] == regval) in hisi_phase_regval_to_degrees()
37 return phase->phase_degrees[i]; in hisi_phase_regval_to_degrees()
44 struct clk_hisi_phase *phase = to_clk_hisi_phase(hw); in hisi_clk_get_phase() local
47 regval = readl(phase->reg); in hisi_clk_get_phase()
48 regval = (regval & phase->mask) >> phase->shift; in hisi_clk_get_phase()
50 return hisi_phase_regval_to_degrees(phase, regval); in hisi_clk_get_phase()
53 static int hisi_phase_degrees_to_regval(struct clk_hisi_phase *phase, in hisi_phase_degrees_to_regval() argument
58 for (i = 0; i < phase->phase_num; i++) in hisi_phase_degrees_to_regval()
[all …]
/OK3568_Linux_fs/u-boot/drivers/ddr/marvell/axp/
H A Dddr3_read_leveling.c92 u32 delay, phase, pup, cs; in ddr3_read_leveling_hw() local
109 phase = (reg >> REG_PHY_PHASE_OFFS) & in ddr3_read_leveling_hw()
112 dram_info->rl_val[cs][pup][P] = phase; in ddr3_read_leveling_hw()
113 if (phase > dram_info->rl_max_phase) in ddr3_read_leveling_hw()
114 dram_info->rl_max_phase = phase; in ddr3_read_leveling_hw()
115 if (phase < dram_info->rl_min_phase) in ddr3_read_leveling_hw()
116 dram_info->rl_min_phase = phase; in ddr3_read_leveling_hw()
182 u32 reg, cs, ecc, pup_num, phase, delay, pup; in ddr3_read_leveling_sw() local
291 phase = dram_info->rl_val[cs][pup][P]; in ddr3_read_leveling_sw()
293 ddr3_write_pup_reg(PUP_RL_MODE, cs, pup_num, phase, in ddr3_read_leveling_sw()
[all …]
H A Dddr3_write_leveling.c67 u32 reg, phase, delay, cs, pup; in ddr3_write_leveling_hw() local
118 phase = in ddr3_write_leveling_hw()
122 dram_info->wl_val[cs][pup][P] = phase; in ddr3_write_leveling_hw()
187 u32 cs, cnt, pup_num, sum, phase, delay, max_pup_num, pup, sdram_offset; in ddr3_wl_supplement() local
344 phase = in ddr3_wl_supplement()
352 [P] = phase; in ddr3_wl_supplement()
362 phase, delay); in ddr3_wl_supplement()
365 phase = in ddr3_wl_supplement()
374 if ((phase == 0) in ddr3_wl_supplement()
375 || ((phase == 1) in ddr3_wl_supplement()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/sunxi-ng/
H A Dccu_phase.c15 struct ccu_phase *phase = hw_to_ccu_phase(hw); in ccu_phase_get_phase() local
22 reg = readl(phase->common.base + phase->common.reg); in ccu_phase_get_phase()
23 delay = (reg >> phase->shift); in ccu_phase_get_phase()
24 delay &= (1 << phase->width) - 1; in ccu_phase_get_phase()
58 struct ccu_phase *phase = hw_to_ccu_phase(hw); in ccu_phase_set_phase() local
110 spin_lock_irqsave(phase->common.lock, flags); in ccu_phase_set_phase()
111 reg = readl(phase->common.base + phase->common.reg); in ccu_phase_set_phase()
112 reg &= ~GENMASK(phase->width + phase->shift - 1, phase->shift); in ccu_phase_set_phase()
113 writel(reg | (delay << phase->shift), in ccu_phase_set_phase()
114 phase->common.base + phase->common.reg); in ccu_phase_set_phase()
[all …]
/OK3568_Linux_fs/kernel/drivers/clk/sunxi/
H A Dclk-mod0.c175 struct mmc_phase *phase = to_mmc_phase(hw); in mmc_get_phase() local
181 value = readl(phase->reg); in mmc_get_phase()
182 delay = (value >> phase->offset) & 0x3; in mmc_get_phase()
217 struct mmc_phase *phase = to_mmc_phase(hw); in mmc_set_phase() local
268 spin_lock_irqsave(phase->lock, flags); in mmc_set_phase()
269 value = readl(phase->reg); in mmc_set_phase()
270 value &= ~GENMASK(phase->offset + 3, phase->offset); in mmc_set_phase()
271 value |= delay << phase->offset; in mmc_set_phase()
272 writel(value, phase->reg); in mmc_set_phase()
273 spin_unlock_irqrestore(phase->lock, flags); in mmc_set_phase()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/tidss/
H A Dtidss_dispc_regs.h120 #define DISPC_VID_FIR_COEF_H0(phase) (0x6c + (phase) * 4) argument
122 #define DISPC_VID_FIR_COEF_H0_C(phase) (0x90 + (phase) * 4) argument
125 #define DISPC_VID_FIR_COEF_H12(phase) (0xb4 + (phase) * 4) argument
127 #define DISPC_VID_FIR_COEF_H12_C(phase) (0xf4 + (phase) * 4) argument
130 #define DISPC_VID_FIR_COEF_V0(phase) (0x134 + (phase) * 4) argument
132 #define DISPC_VID_FIR_COEF_V0_C(phase) (0x158 + (phase) * 4) argument
135 #define DISPC_VID_FIR_COEF_V12(phase) (0x17c + (phase) * 4) argument
137 #define DISPC_VID_FIR_COEF_V12_C(phase) (0x1bc + (phase) * 4) argument
/OK3568_Linux_fs/kernel/drivers/gpu/drm/imx/dcss/
H A Ddcss-scaler.c176 int phase; in dcss_scaler_gaussian_filter() local
181 for (phase = 0; phase < PSC_STORED_PHASES; phase++) { in dcss_scaler_gaussian_filter()
182 coef[phase][0] = 0; in dcss_scaler_gaussian_filter()
183 coef[phase][PSC_NUM_TAPS - 1] = 0; in dcss_scaler_gaussian_filter()
230 for (phase = 0; phase < PSC_STORED_PHASES; phase++) { in dcss_scaler_gaussian_filter()
235 sum += coef[phase][i]; in dcss_scaler_gaussian_filter()
237 ll_temp = coef[phase][i]; in dcss_scaler_gaussian_filter()
241 coef[phase][i] = (int)ll_temp; in dcss_scaler_gaussian_filter()
572 int i, phase; in dcss_scaler_program_5_coef_set() local
588 for (phase = (PSC_NUM_PHASES >> 1) - 1; in dcss_scaler_program_5_coef_set()
[all …]
/OK3568_Linux_fs/kernel/Documentation/hwmon/
H A Dmax16601.rst64 curr2_input VCORE phase 0 input current.
67 curr3_input VCORE phase 1 input current.
70 curr4_input VCORE phase 2 input current.
73 curr5_input VCORE phase 3 input current.
76 curr6_input VCORE phase 4 input current.
79 curr7_input VCORE phase 5 input current.
82 curr8_input VCORE phase 6 input current.
85 curr9_input VCORE phase 7 input current.
101 curr13_input VCORE phase 0 output current.
104 curr14_input VCORE phase 1 output current.
[all …]
/OK3568_Linux_fs/kernel/drivers/hwmon/pmbus/
H A Dmp2975.c90 mp2975_read_word_helper(struct i2c_client *client, int page, int phase, u8 reg, in mp2975_read_word_helper() argument
93 int ret = pmbus_read_word_data(client, page, phase, reg); in mp2975_read_word_helper()
122 int page, int phase, u8 reg) in mp2975_read_phase() argument
126 ret = pmbus_read_word_data(client, page, phase, reg); in mp2975_read_phase()
130 if (!((phase + 1) % MP2975_PAGE_NUM)) in mp2975_read_phase()
153 ret = pmbus_read_word_data(client, page, phase, PMBUS_READ_IOUT); in mp2975_read_phase()
163 int page, int phase) in mp2975_read_phases() argument
168 switch (phase) { in mp2975_read_phases()
170 ret = mp2975_read_phase(client, data, page, phase, in mp2975_read_phases()
174 ret = mp2975_read_phase(client, data, page, phase, in mp2975_read_phases()
[all …]
H A Dir35221.c25 int phase, int reg) in ir35221_read_word_data() argument
31 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
35 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
39 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
43 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
47 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
51 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
55 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
59 ret = pmbus_read_word_data(client, page, phase, in ir35221_read_word_data()
/OK3568_Linux_fs/kernel/drivers/char/
H A Dppdev.c397 pp->saved_state.phase = info->phase; in pp_do_ioctl()
399 info->phase = pp->state.phase; in pp_do_ioctl()
428 pp->state.phase = init_phase(mode); in pp_do_ioctl()
432 pp->pdev->port->ieee1284.phase = pp->state.phase; in pp_do_ioctl()
452 int phase; in pp_do_ioctl() local
454 if (copy_from_user(&phase, argp, sizeof(phase))) in pp_do_ioctl()
458 pp->state.phase = phase; in pp_do_ioctl()
461 pp->pdev->port->ieee1284.phase = phase; in pp_do_ioctl()
467 int phase; in pp_do_ioctl() local
470 phase = pp->pdev->port->ieee1284.phase; in pp_do_ioctl()
[all …]
/OK3568_Linux_fs/kernel/drivers/mmc/host/
H A Dsdhci-sirf.c77 int phase; in sdhci_sirf_execute_tuning() local
88 phase = 0; in sdhci_sirf_execute_tuning()
92 clock_setting | phase, in sdhci_sirf_execute_tuning()
99 mmc_hostname(mmc), phase); in sdhci_sirf_execute_tuning()
101 start = phase; in sdhci_sirf_execute_tuning()
102 end = phase; in sdhci_sirf_execute_tuning()
104 if (phase == (SIRF_TUNING_COUNT - 1) in sdhci_sirf_execute_tuning()
109 mmc_hostname(mmc), phase); in sdhci_sirf_execute_tuning()
117 } while (++phase < SIRF_TUNING_COUNT); in sdhci_sirf_execute_tuning()
124 phase = tuning_value; in sdhci_sirf_execute_tuning()
[all …]
/OK3568_Linux_fs/kernel/include/trace/events/
H A Dclk.h156 TP_PROTO(struct clk_core *core, int phase),
158 TP_ARGS(core, phase),
162 __field( int, phase )
167 __entry->phase = phase;
170 TP_printk("%s %d", __get_str(name), (int)__entry->phase)
175 TP_PROTO(struct clk_core *core, int phase),
177 TP_ARGS(core, phase)
182 TP_PROTO(struct clk_core *core, int phase),
184 TP_ARGS(core, phase)
/OK3568_Linux_fs/kernel/drivers/parport/
H A Dieee1284_ops.c52 port->physport->ieee1284.phase = IEEE1284_PH_FWD_DATA; in parport_ieee1284_write_compat()
138 port->physport->ieee1284.phase = IEEE1284_PH_FWD_IDLE; in parport_ieee1284_write_compat()
171 port->ieee1284.phase = IEEE1284_PH_REV_DATA; in parport_ieee1284_read_nibble()
221 port->physport->ieee1284.phase = IEEE1284_PH_REV_IDLE; in parport_ieee1284_read_nibble()
224 port->physport->ieee1284.phase = IEEE1284_PH_HBUSY_DAVAIL; in parport_ieee1284_read_nibble()
259 port->physport->ieee1284.phase = IEEE1284_PH_REV_DATA; in parport_ieee1284_read_byte()
306 port->physport->ieee1284.phase = IEEE1284_PH_REV_IDLE; in parport_ieee1284_read_byte()
309 port->physport->ieee1284.phase = IEEE1284_PH_HBUSY_DAVAIL; in parport_ieee1284_read_byte()
345 port->ieee1284.phase = IEEE1284_PH_REV_IDLE; in ecp_forward_to_reverse()
348 port->ieee1284.phase = IEEE1284_PH_ECP_DIR_UNKNOWN; in ecp_forward_to_reverse()
[all …]
/OK3568_Linux_fs/buildroot/dl/sox/git/src/
H A Dsynth.c89 double offset, phase; member
230 NUMERIC_PARAMETER(phase , 0, 100) in getopts()
302 NUMERIC_PARAMETER(phase , 0, 100) in getopts()
381 do d2 = d1 + (chan->phase? DRANQD1:dranqd1(r)) * colour; in start()
438 chan->offset, chan->phase, chan->p1, chan->p2, chan->p3, chan->mult); in start()
464 double phase; /* [0, 1) */ in flow() local
467 phase = (chan->freq + p->samples_done * chan->mult) * in flow()
471 phase = (chan->freq + sign(chan->mult) * in flow()
475 phase = chan->freq * exp(chan->mult * elapsed_time_s); in flow()
484 phase = f * cycle_elapsed_time_s; in flow()
[all …]
H A Drate_poly_fir.h21 #define a (coef(p->shared->poly_fir_coefs, COEF_INTERP, FIR_LENGTH, phase, 0,j))
22 #define b (coef(p->shared->poly_fir_coefs, COEF_INTERP, FIR_LENGTH, phase, 1,j))
23 #define c (coef(p->shared->poly_fir_coefs, COEF_INTERP, FIR_LENGTH, phase, 2,j))
24 #define d (coef(p->shared->poly_fir_coefs, COEF_INTERP, FIR_LENGTH, phase, 3,j))
49 int phase = fraction * (1 << PHASE_BITS); in FUNCTION() local
51 sample_t x = fraction * (1 << PHASE_BITS) - phase; in FUNCTION()
66 int phase = fraction >> (32 - PHASE_BITS); /* high-order bits */ in FUNCTION() local
H A Dsinc.c24 double att, beta, phase, Fc0, Fc1, tbw0, tbw1; member
39 p->phase = 50; in create()
48 GETOPT_NUMERIC(optstate, 'p', phase, 0, 100) in create()
49 case 'M': p->phase = 0; break; in create()
50 case 'I': p->phase = 25; break; in create()
51 case 'L': p->phase = 50; break; in create()
130 if (p->phase != 50) in start()
131 lsx_fir_to_phase(&h[longer], &n, &post_peak, p->phase); in start()
/OK3568_Linux_fs/kernel/drivers/char/ipmi/
H A Dkcs_bmc.c90 kcs_bmc->phase = KCS_PHASE_ERROR; in kcs_force_abort()
99 switch (kcs_bmc->phase) { in kcs_bmc_handle_data()
101 kcs_bmc->phase = KCS_PHASE_WRITE_DATA; in kcs_bmc_handle_data()
121 kcs_bmc->phase = KCS_PHASE_WRITE_DONE; in kcs_bmc_handle_data()
143 kcs_bmc->phase = KCS_PHASE_IDLE; in kcs_bmc_handle_data()
155 kcs_bmc->phase = KCS_PHASE_ABORT_ERROR2; in kcs_bmc_handle_data()
162 kcs_bmc->phase = KCS_PHASE_IDLE; in kcs_bmc_handle_data()
181 kcs_bmc->phase = KCS_PHASE_WRITE_START; in kcs_bmc_handle_cmd()
188 if (kcs_bmc->phase != KCS_PHASE_WRITE_DATA) { in kcs_bmc_handle_cmd()
193 kcs_bmc->phase = KCS_PHASE_WRITE_END_CMD; in kcs_bmc_handle_cmd()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/i915/gem/
H A Di915_gem_pm.c49 }, **phase; in i915_gem_suspend_late() local
75 for (phase = phases; *phase; phase++) { in i915_gem_suspend_late()
78 while ((obj = first_mm_object(*phase))) { in i915_gem_suspend_late()
96 list_splice_tail(&keep, *phase); in i915_gem_suspend_late()
/OK3568_Linux_fs/kernel/drivers/scsi/pcmcia/
H A Dnsp_cs.c229 SCpnt->SCp.phase = PH_UNDETERMINED; in nsp_queuecommand_lck()
370 unsigned char phase, arbit; in nsphw_start_selection() local
374 phase = nsp_index_read(base, SCSIBUSMON); in nsphw_start_selection()
375 if(phase != BUSMON_BUS_FREE) { in nsphw_start_selection()
382 SCpnt->SCp.phase = PH_ARBSTART; in nsphw_start_selection()
402 SCpnt->SCp.phase = PH_SELSTART; in nsphw_start_selection()
549 unsigned char phase, i_src; in nsp_expect_signal() local
555 phase = nsp_index_read(base, SCSIBUSMON); in nsp_expect_signal()
556 if (phase == 0xff) { in nsp_expect_signal()
565 if ((phase & mask) != 0 && (phase & BUSMON_PHASE_MASK) == current_phase) { in nsp_expect_signal()
[all …]
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mmc/
H A Dexynos-dw-mshc.txt30 * samsung,dw-mshc-sdr-timing: Specifies the value of CIU clock phase shift value
31 in transmit mode and CIU clock phase shift value in receive mode for single
35 * samsung,dw-mshc-ddr-timing: Specifies the value of CUI clock phase shift value
36 in transmit mode and CIU clock phase shift value in receive mode for double
39 * samsung,dw-mshc-hs400-timing: Specifies the value of CIU TX and RX clock phase
45 - First Cell: CIU clock phase shift value for tx mode.
46 - Second Cell: CIU clock phase shift value for rx mode.
49 - valid value for tx phase shift and rx phase shift is 0 to 7.
50 - when CIU clock divider value is set to 3, all possible 8 phase shift
53 phase shift clocks should be 0.
/OK3568_Linux_fs/kernel/tools/power/pm-graph/
H A Dsleepgraph.py1345 for phase in sorted(self.dmesg.keys()):
1346 if '*' in phase:
1347 p = phase.split('*')
1349 self.dmesg[pnew] = self.dmesg.pop(phase)
1351 for phase in self.sortedPhases():
1352 self.devicegroups.append([phase])
1353 def nextPhase(self, phase, offset): argument
1354 order = self.dmesg[phase]['order'] + offset
1428 for phase in self.sortedPhases():
1429 list = self.dmesg[phase]['list']
[all …]
/OK3568_Linux_fs/kernel/drivers/leds/trigger/
H A Dledtrig-heartbeat.c26 unsigned int phase; member
51 switch (heartbeat_data->phase) { in led_heartbeat_function()
64 heartbeat_data->phase++; in led_heartbeat_function()
70 heartbeat_data->phase++; in led_heartbeat_function()
76 heartbeat_data->phase++; in led_heartbeat_function()
83 heartbeat_data->phase = 0; in led_heartbeat_function()
139 heartbeat_data->phase = 0; in heartbeat_trig_activate()
/OK3568_Linux_fs/kernel/drivers/scsi/
H A DNCR5380.c763 p = hostdata->connected->SCp.phase; in NCR5380_dma_complete()
967 unsigned char tmp[3], phase; in NCR5380_select() local
1198 phase = PHASE_MSGOUT; in NCR5380_select()
1199 NCR5380_transfer_pio(instance, &phase, &len, &data); in NCR5380_select()
1255 unsigned char *phase, int *count, in NCR5380_transfer_pio() argument
1259 unsigned char p = *phase, tmp; in NCR5380_transfer_pio()
1357 *phase = tmp & PHASE_MASK; in NCR5380_transfer_pio()
1359 *phase = PHASE_UNKNOWN; in NCR5380_transfer_pio()
1361 if (!c || (*phase == p)) in NCR5380_transfer_pio()
1405 unsigned char *msgptr, phase, tmp; in do_abort() local
[all …]
/OK3568_Linux_fs/kernel/drivers/scsi/arm/
H A Dfas216.c199 info->scsi.type, info->scsi.phase); in fas216_dumpinfo()
275 if (info->scsi.phase < ARRAY_SIZE(phases) && in fas216_drv_phase()
276 phases[info->scsi.phase]) in fas216_drv_phase()
277 return phases[info->scsi.phase]; in fas216_drv_phase()
564 info->scsi.phase = PHASE_MSGOUT_EXPECT; in fas216_handlesync()
605 info->scsi.phase = PHASE_MSGOUT_EXPECT; in fas216_handlesync()
635 SCp->phase -= bytes_transferred; in fas216_updateptrs()
717 total = info->scsi.SCp.phase; in fas216_cleanuptransfer()
735 if (info->scsi.phase == PHASE_DATAOUT) in fas216_cleanuptransfer()
755 info->scsi.SCp.phase); in fas216_transfer()
[all …]

12345678910>>...22