Home
last modified time | relevance | path

Searched refs:R_0x2a00 (Results 1 – 20 of 20) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8723cs/hal/phydm/
H A Dphydm_mp.c234 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_mp_set_carrier_supp_jgr3()
255 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_mp_set_carrier_supp_jgr3()
257 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_mp_set_carrier_supp_jgr3()
261 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_mp_set_carrier_supp_jgr3()
H A Dphydm_pmac_tx_setting.c145 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_stop_pmac_tx_jgr3()
147 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_stop_pmac_tx_jgr3()
151 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_stop_pmac_tx_jgr3()
334 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_set_pmac_txon_jgr3()
H A Dphydm_regtable.h329 #define R_0x2a00 0x2a00 macro
H A Dphydm_api.c733 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x1); in phydm_dis_cck_trx()
763 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x0); in phydm_dis_cck_trx()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rtl8821cs/hal/phydm/
H A Dphydm_mp.c235 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_mp_set_carrier_supp_jgr3()
256 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_mp_set_carrier_supp_jgr3()
258 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_mp_set_carrier_supp_jgr3()
262 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_mp_set_carrier_supp_jgr3()
H A Dphydm_pmac_tx_setting.c146 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_stop_pmac_tx_jgr3()
148 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_stop_pmac_tx_jgr3()
152 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_stop_pmac_tx_jgr3()
335 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_set_pmac_txon_jgr3()
H A Dphydm_regtable.h329 #define R_0x2a00 0x2a00 macro
H A Dphydm_api.c734 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x1); in phydm_dis_cck_trx()
764 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x0); in phydm_dis_cck_trx()
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8822cs/hal/phydm/
H A Dphydm_mp.c239 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_mp_set_carrier_supp_jgr3()
260 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_mp_set_carrier_supp_jgr3()
262 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_mp_set_carrier_supp_jgr3()
266 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_mp_set_carrier_supp_jgr3()
H A Dphydm_pmac_tx_setting.c145 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_stop_pmac_tx_jgr3()
147 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_stop_pmac_tx_jgr3()
151 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_stop_pmac_tx_jgr3()
334 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_set_pmac_txon_jgr3()
H A Dphydm_regtable.h339 #define R_0x2a00 0x2a00 macro
H A Dphydm_api.c735 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x1); in phydm_dis_cck_trx()
765 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x0); in phydm_dis_cck_trx()
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8723ds/hal/phydm/
H A Dphydm_mp.c234 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_mp_set_carrier_supp_jgr3()
255 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_mp_set_carrier_supp_jgr3()
257 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_mp_set_carrier_supp_jgr3()
261 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_mp_set_carrier_supp_jgr3()
H A Dphydm_pmac_tx_setting.c145 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_stop_pmac_tx_jgr3()
147 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_stop_pmac_tx_jgr3()
151 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_stop_pmac_tx_jgr3()
334 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_set_pmac_txon_jgr3()
H A Dphydm_regtable.h337 #define R_0x2a00 0x2a00 macro
H A Dphydm_api.c733 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x1); in phydm_dis_cck_trx()
763 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x0); in phydm_dis_cck_trx()
/OK3568_Linux_fs/external/rkwifibt/drivers/rtl8821cs/hal/phydm/
H A Dphydm_mp.c253 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_mp_set_carrier_supp_jgr3()
274 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_mp_set_carrier_supp_jgr3()
276 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_mp_set_carrier_supp_jgr3()
280 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_mp_set_carrier_supp_jgr3()
H A Dphydm_pmac_tx_setting.c145 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x1); in phydm_stop_pmac_tx_jgr3()
147 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x0); in phydm_stop_pmac_tx_jgr3()
151 odm_set_bb_reg(dm, R_0x2a00, BIT(0), 0x0); in phydm_stop_pmac_tx_jgr3()
334 odm_set_bb_reg(dm, R_0x2a00, BIT(28), 0x1); in phydm_set_pmac_txon_jgr3()
H A Dphydm_regtable.h340 #define R_0x2a00 0x2a00 macro
H A Dphydm_api.c735 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x1); in phydm_dis_cck_trx()
765 odm_set_bb_reg(dm, R_0x2a00, BIT(1), 0x0); in phydm_dis_cck_trx()