Home
last modified time | relevance | path

Searched refs:CCSR (Results 1 – 25 of 28) sorted by relevance

12

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/powerpc/fsl/
H A Dmcm.txt8 The LAW node represents the region of CCSR space where local access
10 of CCSR space that includes CCSRBAR, ALTCBAR, ALTCAR, BPTR, and some
24 physical address offset and length of the CCSR space
37 The MPX LAW node represents the region of CCSR space where MCM config
39 of CCSR space.
53 physical address offset and length of the CCSR space
H A Decm.txt8 The LAW node represents the region of CCSR space where local access
10 of CCSR space that includes CCSRBAR, ALTCBAR, ALTCAR, BPTR, and some
24 physical address offset and length of the CCSR space
37 The E500 LAW node represents the region of CCSR space where ECM config
39 of CCSR space.
53 physical address offset and length of the CCSR space
H A Dinterlaken-lac.txt43 those LAC CCSR registers not protected in partitioned
61 Definition: Points to the non-protected LAC CCSR mapped register space
H A Dmsi-pic.txt83 Normally, PCI devices have access to all of CCSR via an ATMU mapping. The
H A Dpamu.txt32 A standard property. It represents the CCSR registers of
H A Dmpic.txt27 CCSR address space.
/OK3568_Linux_fs/kernel/drivers/clk/pxa/
H A Dclk-pxa27x.c127 unsigned long ccsr = readl(CCSR); in pxa27x_is_ppll_disabled()
229 unsigned long ccsr = readl(CCSR); in clk_pxa27x_cpll_get_rate()
274 unsigned long ccsr = readl(CCSR); in clk_pxa27x_lcd_base_get_rate()
296 unsigned long ccsr = readl(CCSR); in clk_pxa27x_lcd_base_get_parent()
325 unsigned long ccsr = readl(CCSR); in clk_pxa27x_core_get_parent()
362 unsigned long ccsr = readl(CCSR); in clk_pxa27x_run_get_rate()
385 unsigned long ccsr = readl(CCSR); in clk_pxa27x_system_bus_get_rate()
402 unsigned long ccsr = readl(CCSR); in clk_pxa27x_system_bus_get_parent()
419 unsigned long ccsr = readl(CCSR); in clk_pxa27x_memory_get_rate()
438 unsigned long ccsr = readl(CCSR); in clk_pxa27x_memory_get_parent()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/soc/fsl/
H A Dbman.txt16 binding covers the CCSR space programming model
29 Definition: Registers region within the CCSR address space
112 The example below shows a (P4080) BMan CCSR-space node
H A Dqman.txt18 CCSR space programming model
31 Definition: Registers region within the CCSR address space
145 The example below shows a (P4080) QMan CCSR-space node
/OK3568_Linux_fs/u-boot/arch/arm/cpu/armv8/fsl-layerscape/doc/
H A DREADME.lsch3160 1) CCSR 4-byte write to 0x00e00404, data=0x00000000
161 2) CCSR 4-byte write to 0x00e00400, data=0x1800a000
193 1) CCSR 4-byte write to 0x00e00404, data=0x00000000
194 2) CCSR 4-byte write to 0x00e00400, data=0x1800a000
/OK3568_Linux_fs/u-boot/board/freescale/ls2080a/
H A DREADME8 0x00_0100_0000 .. 0x00_0FFF_FFFF CCSR
/OK3568_Linux_fs/u-boot/board/freescale/bsc9132qds/
H A DREADME119 0xFF60_0000 0xFF6F_FFFF DSP CCSR 1M
120 0xFF70_0000 0xFF7F_FFFF PA CCSR 1M
/OK3568_Linux_fs/u-boot/board/freescale/bsc9131rdb/
H A DREADME110 0xFF60_0000 0xFF6F_FFFF DSP CCSR 1M
111 0xFF70_0000 0xFF7F_FFFF PA CCSR 1M
/OK3568_Linux_fs/u-boot/board/freescale/mpc8641hpcn/
H A DREADME125 0xffe0_0000 0xffef_ffff CCSR 1M
146 0xf_ffe0_0000 0xf_ffef_ffff CCSR 1M
/OK3568_Linux_fs/kernel/arch/arm/mach-pxa/include/mach/
H A Dpxa2xx-regs.h135 #define CCSR io_p2v(0x4130000C) /* Core Clock Status Register */ macro
/OK3568_Linux_fs/u-boot/doc/
H A DREADME.mpc83xxads38 0xe000_0000 0xe00f_ffff CCSR 1M
H A DREADME.mpc85xxcds39 0xe000_0000 0xe00f_ffff CCSR 1M
/OK3568_Linux_fs/kernel/drivers/clk/imx/
H A Dclk-imx6sl.c17 #define CCSR 0xc macro
128 if (readl_relaxed(ccm_base + CCSR) & BM_CCSR_PLL1_SW_CLK_SEL) { in imx6sl_get_arm_divider_for_wait()
/OK3568_Linux_fs/u-boot/board/freescale/c29xpcie/
H A DREADME39 0xf_ffe0_0000 - 0xf_ffef_ffff 1MB CCSR
/OK3568_Linux_fs/kernel/drivers/tty/
H A Dsynclink.c339 #define CCSR 0x04 /* Channel Command/status Register */ macro
4867 usc_OutReg( info, CCSR, 0x1020 ); in usc_set_sdlc_mode()
5241 usc_OutReg( info, CCSR, (u16)(usc_InReg(info,CCSR) | BIT13) ); in usc_process_rxoverrun_sync()
5266 usc_OutReg( info, CCSR, (u16)(usc_InReg(info,CCSR) | BIT13) ); in usc_process_rxoverrun_sync()
5296 usc_OutReg( info, CCSR, (u16)(usc_InReg(info,CCSR) | BIT13) ); in usc_stop_receiver()
5323 usc_OutReg( info, CCSR, (u16)(usc_InReg(info,CCSR) | BIT13) ); in usc_start_receiver()
5362 usc_OutReg( info, CCSR, 0x1020 ); in usc_start_receiver()
5837 usc_OutReg( info, CCSR, 0x0020 ); in usc_set_async_mode()
7416 return usc_InReg( info, CCSR ) & BIT7 ? 1 : 0 ; in usc_loopmode_active()
/OK3568_Linux_fs/u-boot/board/freescale/ls2080ardb/
H A DREADME58 0x00_0100_0000 .. 0x00_0FFF_FFFF CCSR
/OK3568_Linux_fs/u-boot/board/freescale/p1010rdb/
H A DREADME.P1010RDB-PB49 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable
H A DREADME.P1010RDB-PA67 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable
/OK3568_Linux_fs/u-boot/board/freescale/ls2080aqds/
H A DREADME60 0x00_0100_0000 .. 0x00_0FFF_FFFF CCSR
/OK3568_Linux_fs/u-boot/board/freescale/t4qds/
H A DREADME113 0x0_fe00_0000 (0xf_fe00_0000) - 0x0_feff_ffff 16MB CCSR

12