| /rk3399_rockchip-uboot/drivers/video/ |
| H A D | console_rotate.c | 92 int mask = 0x80; in console_putc_xy_1() local
348 int mask = 0x80; in console_putc_xy_3() local
|
| H A D | broadwell_igd.c | 53 static int poll32(u8 *addr, uint mask, uint value) in poll32()
337 static int gtt_poll(struct broadwell_igd_priv *priv, u32 reg, u32 mask, in gtt_poll()
|
| /rk3399_rockchip-uboot/drivers/ddr/marvell/a38x/ |
| H A D | ddr3_init.h | 383 static inline void reg_bit_set(u32 addr, u32 mask) in reg_bit_set()
388 static inline void reg_bit_clr(u32 addr, u32 mask) in reg_bit_clr()
|
| H A D | ddr3_training.c | 22 #define GET_CS_FROM_MASK(mask) (cs_mask2_num[mask]) argument
901 u32 if_id, u32 reg_addr, u32 data_value, u32 mask) in ddr3_tip_if_write()
917 u32 if_id, u32 reg_addr, u32 *data, u32 mask) in ddr3_tip_if_read()
933 u32 if_id, u32 exp_value, u32 mask, u32 offset, in ddr3_tip_if_polling()
1806 u32 data, u32 mask) in ddr3_tip_write_mrs_cmd()
|
| /rk3399_rockchip-uboot/drivers/sound/ |
| H A D | rockchip-i2s.c | 33 u32 mask, u32 val) in i2s_reg_update_bits()
|
| /rk3399_rockchip-uboot/arch/arm/mach-socfpga/ |
| H A D | clock_manager_gen5.c | 35 static int cm_write_with_phase(u32 value, u32 reg_address, u32 mask) in cm_write_with_phase()
|
| /rk3399_rockchip-uboot/drivers/power/regulator/ |
| H A D | pfuze100.c | 70 #define PFUZE100_SWB_REG(_name, base, mask, step, voltages) \ argument
80 #define PFUZE100_SNVS_REG(_name, base, mask, voltages) \ argument
|
| /rk3399_rockchip-uboot/arch/arm/cpu/armv8/fsl-layerscape/ |
| H A D | cpu.c | 299 u32 cluster, type, mask = 0; in cpu_pos_mask() local
320 u32 cluster, type, mask = 0; in cpu_mask() local
|
| /rk3399_rockchip-uboot/drivers/power/pmic/ |
| H A D | pmic_max77686.c | 180 unsigned int val, ret, mask, adr, size, mode, mode_shift; in max77686_set_buck_mode() local
|
| /rk3399_rockchip-uboot/drivers/pinctrl/rockchip/ |
| H A D | pinctrl-rk322x.c | 149 int reg, ret, mask, mux_type; in rk3228_set_mux() local
|
| H A D | pinctrl-rk3288.c | 36 int reg, ret, mask, mux_type; in rk3288_set_mux() local
|
| H A D | pinctrl-rk3368.c | 19 int reg, ret, mask, mux_type; in rk3368_set_mux() local
|
| H A D | pinctrl-rk3399.c | 58 int reg, ret, mask, mux_type; in rk3399_set_mux() local
|
| /rk3399_rockchip-uboot/arch/arm/mach-rockchip/rk3588/ |
| H A D | rk3588.c | 1096 #define BAD_CPU(mask, n) ((mask) & (1 << (n))) argument
1097 #define BAD_RKVENC(mask, n) ((mask) & (1 << (n))) argument
1098 #define BAD_RKVDEC(mask, n) ((mask) & (1 << (n))) argument
1271 static void rk3582_3_fdt_rm_rkvenc01(void *blob, u8 mask) in rk3582_3_fdt_rm_rkvenc01()
1308 static void rk3582_3_fdt_rm_rkvdec01(void *blob, u8 mask) in rk3582_3_fdt_rm_rkvdec01()
|
| /rk3399_rockchip-uboot/drivers/video/drm/rk628/ |
| H A D | rk628_gvi.c | 214 u32 mask = SW_OUTPUT_MODE_MASK; in rk628_gvi_enable() local
|
| H A D | rk628.c | 248 u32 mask = SW_OUTPUT_MODE_MASK; in rk628_pwr_consumption_init() local
|
| /rk3399_rockchip-uboot/arch/arm/mach-tegra/ |
| H A D | cpu.c | 364 int mask = crc_rst_cpu | crc_rst_de | crc_rst_debug; in reset_A9_cpu() local
|
| /rk3399_rockchip-uboot/drivers/usb/gadget/ |
| H A D | pxa25x_udc.c | 252 static inline void udc_set_mask_UDCCR(int mask) in udc_set_mask_UDCCR()
264 static inline void udc_clear_mask_UDCCR(int mask) in udc_clear_mask_UDCCR()
272 static inline void udc_ack_int_UDCCR(int mask) in udc_ack_int_UDCCR()
|
| /rk3399_rockchip-uboot/drivers/video/tegra124/ |
| H A D | sor.c | 63 u32 reg, u32 mask, u32 val) in tegra_sor_write_field()
79 void tegra_dp_set_pe_vs_pc(struct udevice *dev, u32 mask, u32 pe_reg, in tegra_dp_set_pe_vs_pc()
93 u32 mask, u32 exp_val, in tegra_dc_sor_poll_register()
|
| /rk3399_rockchip-uboot/drivers/power/ |
| H A D | tps6586x.c | 149 int tps6586x_set_pwm_mode(int mask) in tps6586x_set_pwm_mode()
|
| /rk3399_rockchip-uboot/cmd/ddr_tool/stressapptest/ |
| H A D | stressapptest.h | 41 const unsigned int mask; member
|
| /rk3399_rockchip-uboot/drivers/phy/marvell/ |
| H A D | comphy_a3700.c | 109 static u32 comphy_poll_reg(void *addr, u32 val, u32 mask, u32 timeout, in comphy_poll_reg()
|
| /rk3399_rockchip-uboot/arch/x86/include/asm/ |
| H A D | speedstep.h | 42 #define SPEEDSTEP_STATE_FROM_MSR(val, mask) ((struct sst_state){ \ argument
|
| /rk3399_rockchip-uboot/drivers/input/ |
| H A D | cros_ec_keyb.c | 74 unsigned int mask = 1 << (bit & 7); in check_for_keys() local
|
| /rk3399_rockchip-uboot/drivers/usb/phy/ |
| H A D | rockchip_usb2_phy.c | 63 unsigned int val, mask, tmp; in property_enable() local
|