| /utopia/UTPA2-700.0.x/modules/dmx/hal/mooney/tsp/ |
| H A D | halTSP.c | 1727 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~(TSP_DNLD_ADDR_MAS… in _HAL_TSP_FW_load() 1833 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 1834 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 1848 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 1849 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 1862 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 1863 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 1876 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 1877 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 1886 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 813 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/messi/tsp/ |
| H A D | halTSP.c | 1729 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~(TSP_DNLD_ADDR_MAS… in _HAL_TSP_FW_load() 1828 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 1829 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 1843 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 1844 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 1857 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 1858 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 1867 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() 1874 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 1875 SET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 815 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/mainz/tsp/ |
| H A D | halTSP.c | 1730 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~(TSP_DNLD_ADDR_MAS… in _HAL_TSP_FW_load() 1829 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 1830 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 1844 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 1845 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 1858 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 1859 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 1868 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() 1875 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 1876 SET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 815 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tsp/ |
| H A D | halTSP.c | 2489 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~TSP_DMA_RADDR_MSB_… in _HAL_TSP_FW_load() 2556 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 2557 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 2574 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2575 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2594 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2595 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2614 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2615 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2630 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 969 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/maldives/tsp/ |
| H A D | halTSP.c | 2402 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~TSP_DMA_RADDR_MSB_… in _HAL_TSP_FW_load() 2470 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 2471 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), (TSP_PS_VID3D_EN))); in HAL_TSP_PS_Path_Disable() 2485 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2486 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), (TSP_PS_VID3D_EN))); in HAL_TSP_PS_Path_Enable() 2503 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2504 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), (TSP_PS_VID3D_EN))); in HAL_TSP_PS_Path_Enable() 2521 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2522 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), (TSP_PS_VID3D_EN ))); in HAL_TSP_PS_Path_Enable() 2535 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 935 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/tsp/ |
| H A D | halTSP.c | 2684 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~TSP_DMA_RADDR_MSB_… in _HAL_TSP_FW_load() 2759 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 2760 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 2777 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2778 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2797 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2798 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2817 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2818 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2833 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 973 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/tsp/ |
| H A D | halTSP.c | 2684 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~TSP_DMA_RADDR_MSB_… in _HAL_TSP_FW_load() 2759 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 2760 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 2777 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2778 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2797 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2798 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2817 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2818 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2833 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 973 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/tsp/ |
| H A D | halTSP.c | 2763 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~TSP_DMA_RADDR_MSB_… in _HAL_TSP_FW_load() 2837 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 2838 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 2855 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2856 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2875 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2876 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2895 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2896 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2911 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 982 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/tsp/ |
| H A D | halTSP.c | 2724 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~TSP_DMA_RADDR_MSB_… in _HAL_TSP_FW_load() 2798 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 2799 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 2816 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2817 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2836 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2837 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2856 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2857 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2872 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 982 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/macan/tsp/ |
| H A D | halTSP.c | 2603 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~TSP_DMA_RADDR_MSB_… in _HAL_TSP_FW_load() 2672 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 2673 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 2687 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2688 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2705 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2706 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2723 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2724 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2737 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 936 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/tsp/ |
| H A D | halTSP.c | 2632 …_HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, (_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & ~TSP_DMA_RADDR_MSB_… in _HAL_TSP_FW_load() 2707 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Disable() 2708 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Disable() 2722 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2723 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2740 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2741 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2758 _HAL_REG32_W(&_TspCtrl[0].Dnld_Ctrl2, in HAL_TSP_PS_Path_Enable() 2759 RESET_FLAG1(_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2), TSP_PS_VID3D_EN)); in HAL_TSP_PS_Path_Enable() 2772 if((_HAL_REG32_R(&_TspCtrl[0].Dnld_Ctrl2) & TSP_PS_VID3D_EN) == 0) in HAL_TSP_PS_Path_Enable() [all …]
|
| H A D | regTSP.h | 945 REG32 Dnld_Ctrl2; // 0xbf802c28 0x0a member
|