Home
last modified time | relevance | path

Searched refs:clock_id (Results 1 – 21 of 21) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/arch-mx7/
H A Dclock_slice.h99 int clock_set_src(enum clk_root_index clock_id, enum clk_root_src clock_src);
100 int clock_get_src(enum clk_root_index clock_id, enum clk_root_src *p_clock_src);
101 int clock_set_prediv(enum clk_root_index clock_id, enum root_pre_div pre_div);
102 int clock_get_prediv(enum clk_root_index clock_id, enum root_pre_div *pre_div);
103 int clock_set_postdiv(enum clk_root_index clock_id, enum root_post_div div);
104 int clock_get_postdiv(enum clk_root_index clock_id, enum root_post_div *div);
105 int clock_set_autopostdiv(enum clk_root_index clock_id, enum root_auto_div div,
107 int clock_get_autopostdiv(enum clk_root_index clock_id, enum root_auto_div *div,
109 int clock_get_target_val(enum clk_root_index clock_id, u32 *val);
110 int clock_set_target_val(enum clk_root_index clock_id, u32 val);
[all …]
H A Dclock.h326 u32 get_root_clk(enum clk_root_index clock_id);
/rk3399_rockchip-uboot/arch/arm/mach-imx/mx7/
H A Dclock_slice.c376 static int select(enum clk_root_index clock_id) in select() argument
384 if (clock_id == p->entry) in select()
410 int clock_set_src(enum clk_root_index clock_id, enum clk_root_src clock_src) in clock_set_src() argument
415 if (clock_id >= CLK_ROOT_MAX) in clock_set_src()
418 root_entry = select(clock_id); in clock_set_src()
426 reg = __raw_readl(&imx_ccm->root[clock_id].target_root); in clock_set_src()
429 __raw_writel(reg, &imx_ccm->root[clock_id].target_root); in clock_set_src()
435 int clock_get_src(enum clk_root_index clock_id, enum clk_root_src *p_clock_src) in clock_get_src() argument
441 if (clock_id >= CLK_ROOT_MAX) in clock_get_src()
444 val = __raw_readl(&imx_ccm->root[clock_id].target_root); in clock_get_src()
[all …]
H A Dclock.c438 u32 get_root_clk(enum clk_root_index clock_id) in get_root_clk() argument
444 if (clock_root_enabled(clock_id) <= 0) in get_root_clk()
447 if (clock_get_prediv(clock_id, &pre_podf) < 0) in get_root_clk()
450 if (clock_get_postdiv(clock_id, &post_podf) < 0) in get_root_clk()
453 if (clock_get_autopostdiv(clock_id, &auto_podf, &auto_en) < 0) in get_root_clk()
459 if (clock_get_src(clock_id, &root_src) < 0) in get_root_clk()
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra/
H A Dclock.h62 unsigned long clock_start_pll(enum clock_id id, u32 divm, u32 divn,
74 int clock_set_pllout(enum clock_id clkid, enum pll_out_id pllout,
89 int clock_ll_read_pll(enum clock_id clkid, u32 *divm, u32 *divn,
197 enum clock_id clock_get_periph_parent(enum periph_id periph_id);
209 enum clock_id parent, unsigned rate);
222 enum clock_id parent);
238 enum clock_id parent, unsigned rate, int *extra_div);
246 unsigned clock_get_rate(enum clock_id clkid);
298 struct clk_pll_simple *clock_get_simple_pll(enum clock_id clkid);
328 enum clock_id get_periph_clock_id(enum periph_id periph_id, int source);
[all …]
/rk3399_rockchip-uboot/include/
H A Dscmi_protocols.h64 u32 clock_id; member
82 u32 clock_id; member
106 u32 clock_id; member
/rk3399_rockchip-uboot/arch/arm/mach-tegra/
H A Dclock.c72 static struct clk_pll *get_pll(enum clock_id clkid) in get_pll()
78 if (clkid >= (enum clock_id)TEGRA_CLK_PLLS) { in get_pll()
85 __weak struct clk_pll_simple *clock_get_simple_pll(enum clock_id clkid) in clock_get_simple_pll()
90 int clock_ll_read_pll(enum clock_id clkid, u32 *divm, u32 *divn, in clock_ll_read_pll()
114 unsigned long clock_start_pll(enum clock_id clkid, u32 divm, u32 divn, in clock_start_pll()
122 if (clkid < (enum clock_id)TEGRA_CLK_PLLS) { in clock_start_pll()
264 int clock_set_pllout(enum clock_id clkid, enum pll_out_id pllout, unsigned rate) in clock_set_pllout()
311 enum clock_id parent) in clock_get_periph_rate()
426 enum clock_id clock_get_periph_parent(enum periph_id periph_id) in clock_get_periph_parent()
441 enum clock_id parent, unsigned rate, int *extra_div) in clock_adjust_periph_pll_div()
[all …]
/rk3399_rockchip-uboot/drivers/clk/
H A Dclk_scmi.c15 .clock_id = clk->id, in scmi_clk_gate()
44 .clock_id = clk->id, in scmi_clk_get_rate()
66 .clock_id = clk->id, in scmi_clk_set_rate()
/rk3399_rockchip-uboot/drivers/clk/tegra/
H A Dtegra-car-clk.c42 enum clock_id parent; in tegra_car_clk_get_rate()
53 enum clock_id parent; in tegra_car_clk_set_rate()
/rk3399_rockchip-uboot/arch/arm/mach-bcm283x/include/mach/
H A Dmbox.h243 u32 clock_id; member
246 u32 clock_id; member
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra20/
H A Dclock-tables.h14 enum clock_id { enum
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra20/
H A Dclock.c61 static enum clock_id clock_source[CLOCK_TYPE_COUNT][CLOCK_MAX_MUX] = {
448 enum clock_id get_periph_clock_id(enum periph_id periph_id, int source) in get_periph_clock_id()
480 enum clock_id parent, int *mux_bits, int *divider_bits) in get_periph_clock_source()
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra114/
H A Dclock-tables.h13 enum clock_id { enum
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra30/
H A Dclock-tables.h13 enum clock_id { enum
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra114/
H A Dclock.c64 static enum clock_id clock_source[CLOCK_TYPE_COUNT][CLOCK_MAX_MUX+1] = {
525 enum clock_id get_periph_clock_id(enum periph_id periph_id, int source) in get_periph_clock_id()
557 enum clock_id parent, int *mux_bits, int *divider_bits) in get_periph_clock_source()
/rk3399_rockchip-uboot/arch/arm/mach-bcm283x/
H A Dmsg.c79 msg_clk->get_clock_rate.body.req.clock_id = BCM2835_MBOX_CLOCK_ID_EMMC; in bcm2835_get_mmc_clock()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra30/
H A Dclock.c64 static enum clock_id clock_source[CLOCK_TYPE_COUNT][CLOCK_MAX_MUX+1] = {
505 enum clock_id get_periph_clock_id(enum periph_id periph_id, int source) in get_periph_clock_id()
537 enum clock_id parent, int *mux_bits, int *divider_bits) in get_periph_clock_source()
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra124/
H A Dclock-tables.h14 enum clock_id { enum
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra124/
H A Dclock.c74 static enum clock_id clock_source[CLOCK_TYPE_COUNT][CLOCK_MAX_MUX+1] = {
671 enum clock_id get_periph_clock_id(enum periph_id periph_id, int source) in get_periph_clock_id()
703 enum clock_id parent, int *mux_bits, int *divider_bits) in get_periph_clock_source()
1150 struct clk_pll_simple *clock_get_simple_pll(enum clock_id clkid) in clock_get_simple_pll()
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-tegra210/
H A Dclock-tables.h14 enum clock_id { enum
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra210/
H A Dclock.c76 static enum clock_id clock_source[CLOCK_TYPE_COUNT][CLOCK_MAX_MUX+1] = {
761 enum clock_id get_periph_clock_id(enum periph_id periph_id, int source) in get_periph_clock_id()
793 enum clock_id parent, int *mux_bits, int *divider_bits) in get_periph_clock_source()