Home
last modified time | relevance | path

Searched refs:best_sel (Results 1 – 6 of 6) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rk3576.c1177 u32 i, conid, con, sel, div, best_div = 0, best_sel = 0; in rk3576_dclk_vop_set_clk() local
1264 best_sel = i; in rk3576_dclk_vop_set_clk()
1267 pll_rate, best_rate, best_div, best_sel); in rk3576_dclk_vop_set_clk()
1273 best_sel << sel_shift | in rk3576_dclk_vop_set_clk()
1319 u32 i, con, div, best_div = 0, best_sel = 0; in rk3576_clk_csihost_set_clk() local
1364 best_sel = i; in rk3576_clk_csihost_set_clk()
1367 pll_rate, best_rate, best_div, best_sel); in rk3576_clk_csihost_set_clk()
1372 best_sel << sel_shift | in rk3576_clk_csihost_set_clk()
1437 u32 i, con, sel, div, best_div = 0, best_sel = 0; in rk3576_dclk_ebc_set_clk() local
1504 best_sel = i; in rk3576_dclk_ebc_set_clk()
[all …]
H A Dclk_rk3308.c565 u32 i, div, best_div = 0, best_sel = 0; in rk3308_vop_set_clk() local
590 best_sel = i; in rk3308_vop_set_clk()
593 pll_rate, best_rate, best_div, best_sel); in rk3308_vop_set_clk()
605 best_sel << DCLK_VOP_PLL_SEL_SHIFT | in rk3308_vop_set_clk()
H A Dclk_rk3562.c1177 u32 i, div, sel, best_div = 0, best_sel = 0; in rk3562_vop_set_rate() local
1236 best_sel = i; in rk3562_vop_set_rate()
1239 pll_rate, best_rate, best_div, best_sel); in rk3562_vop_set_rate()
1244 best_sel << DCLK_VOP1_SEL_SHIFT | in rk3562_vop_set_rate()
H A Dclk_rv1126.c1224 u32 i, div, best_div = 0, best_sel = 0; in rv1126_dclk_vop_set_clk() local
1246 best_sel = i; in rv1126_dclk_vop_set_clk()
1249 pll_rate, best_rate, best_div, best_sel); in rv1126_dclk_vop_set_clk()
1255 best_sel << DCLK_VOP_SEL_SHIFT | in rv1126_dclk_vop_set_clk()
H A Dclk_rk3588.c1114 u32 i, conid, con, sel, div, best_div = 0, best_sel = 0; in rk3588_dclk_vop_set_clk() local
1204 best_sel = i; in rk3588_dclk_vop_set_clk()
1207 pll_rate, best_rate, best_div, best_sel); in rk3588_dclk_vop_set_clk()
1213 best_sel << sel_shift | in rk3588_dclk_vop_set_clk()
H A Dclk_rk3568.c1825 u32 i, conid, con, sel, div, best_div = 0, best_sel = 0; in rk3568_dclk_vop_set_clk() local
1885 best_sel = i; in rk3568_dclk_vop_set_clk()
1888 pll_rate, best_rate, best_div, best_sel); in rk3568_dclk_vop_set_clk()
1894 best_sel << DCLK0_VOP_SEL_SHIFT | in rk3568_dclk_vop_set_clk()