Home
last modified time | relevance | path

Searched refs:sram (Results 1 – 13 of 13) sorted by relevance

/rk3399_ARM-atf/plat/marvell/armada/a8k/common/mss/
H A Dmss_bl31_setup.c21 uintptr_t sram = MVEBU_CP_REGS_BASE(cp) + MSS_CP_SRAM_OFFSET; in mss_start_cp_cm3() local
24 magic = mmio_read_32(sram); in mss_start_cp_cm3()
33 mmio_write_32(sram, 0); in mss_start_cp_cm3()
/rk3399_ARM-atf/plat/marvell/armada/common/mss/
H A Dmss_scp_bootloader.c93 uintptr_t mss_regs, uintptr_t sram) in mss_image_load() argument
109 if (sram != 0) { in mss_image_load()
114 sram == 0 ? "" : "SECURELY", src_addr, size, mss_regs); in mss_image_load()
120 if (sram != 0) { in mss_image_load()
135 chunk_num, sram, chunk_source, chunk_size); in mss_image_load()
136 memcpy((void *)sram, (void *)chunk_source, chunk_size); in mss_image_load()
139 (sram & MSS_INTERNAL_ADDR_MASK); in mss_image_load()
151 if (sram != 0) { in mss_image_load()
153 memset((void *)sram, 0, MSS_SRAM_SIZE); in mss_image_load()
156 mmio_write_32(sram, MSS_FW_READY_MAGIC); in mss_image_load()
/rk3399_ARM-atf/plat/rockchip/rk3399/include/
H A Dplat.ld.S34 *(.sram.incbin)
44 *(.sram.text)
45 *(.sram.rodata)
55 *(.sram.data)
/rk3399_ARM-atf/plat/rockchip/rk3288/include/
H A Dplat_sp_min.ld.S24 *(.sram.text)
25 *(.sram.rodata)
35 *(.sram.data)
/rk3399_ARM-atf/fdts/
H A Dmorello.dtsi65 sram: sram@45200000 { label
66 compatible = "mmio-sram";
73 cpu_scp_hpri0: scp-sram@0 {
78 cpu_scp_hpri1: scp-sram@80 {
H A Dtc-base.dtsi249 sram: sram@6000000 { label
250 compatible = "mmio-sram";
732 sram: sram@6000000 { label
/rk3399_ARM-atf/plat/mediatek/drivers/iommu/
H A Dmtk_iommu_priv.h19 #define LARB_CFG_ENTRY_WITH_PATH(bs, p_nr, dom, sram) \ argument
21 .dom_id = (dom), .to_sram = (sram), }
/rk3399_ARM-atf/drivers/renesas/rcar_gen4/pwrc/
H A Dpwrc.c452 } sram = { in rcar_pwrc_code_copy_to_system_ram() local
474 ret = xlat_change_mem_attributes(sram.base, sram.len, attr); in rcar_pwrc_code_copy_to_system_ram()
477 (void)memcpy((void *)sram.base, (void *)code.base, code.len); in rcar_pwrc_code_copy_to_system_ram()
478 flush_dcache_range(sram.base, code.len); in rcar_pwrc_code_copy_to_system_ram()
486 ret = xlat_change_mem_attributes(sram.base, sram.len, attr); in rcar_pwrc_code_copy_to_system_ram()
/rk3399_ARM-atf/drivers/renesas/common/pwrc/
H A Dpwrc.c744 } sram = { in rcar_pwrc_code_copy_to_system_ram() local
757 ret = xlat_change_mem_attributes(sram.base, sram.len, attr); in rcar_pwrc_code_copy_to_system_ram()
760 memcpy((void *)sram.base, code.base, code.len); in rcar_pwrc_code_copy_to_system_ram()
761 flush_dcache_range((uint64_t) sram.base, code.len); in rcar_pwrc_code_copy_to_system_ram()
764 ret = xlat_change_mem_attributes(sram.base, sram.len, attr); in rcar_pwrc_code_copy_to_system_ram()
/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/pmu/
H A Dplat_pmu_macros.S16 .section .sram.text, "ax"
/rk3399_ARM-atf/plat/hisilicon/poplar/
H A Dplatform.mk11 else ifeq (${POPLAR_TSP_RAM_LOCATION}, sram)
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dplatform.mk15 else ifeq (${HIKEY_TSP_RAM_LOCATION}, sram)
/rk3399_ARM-atf/plat/hisilicon/hikey960/
H A Dplatform.mk14 else ifeq (${HIKEY960_TSP_RAM_LOCATION}, sram)