Home
last modified time | relevance | path

Searched refs:BL1_RO_LIMIT (Results 1 – 22 of 22) sorted by relevance

/rk3399_ARM-atf/plat/hisilicon/hikey/include/
H A Dhikey_layout.h39 #define BL1_RO_LIMIT (XG2RAM0_BASE + 0x18000) macro
40 #define BL1_RW_BASE (BL1_RO_LIMIT) /* 0xf981_8000 */
/rk3399_ARM-atf/plat/hisilicon/hikey960/include/
H A Dplatform_def.h53 #define BL1_RO_LIMIT (BL1_RO_BASE + 0x20000) macro
54 #define BL1_RW_BASE (BL1_RO_LIMIT) /* 1AC2_0000 */
/rk3399_ARM-atf/bl1/
H A Dbl1.ld.S22 ROM (rx): ORIGIN = BL1_RO_BASE, LENGTH = BL1_RO_LIMIT - BL1_RO_BASE
167 ASSERT(__BL1_ROM_END__ <= BL1_RO_LIMIT,
/rk3399_ARM-atf/plat/marvell/armada/common/
H A Dmarvell_bl1_setup.c62 BL1_RO_LIMIT, in marvell_bl1_plat_arch_setup()
/rk3399_ARM-atf/plat/hisilicon/poplar/include/
H A Dpoplar_layout.h118 #define BL1_RO_LIMIT (BL1_RO_BASE + BL1_RO_SIZE) macro
/rk3399_ARM-atf/plat/hisilicon/poplar/
H A Dbl1_plat_setup.c88 BL1_RO_LIMIT, in bl1_plat_arch_setup()
/rk3399_ARM-atf/include/plat/marvell/armada/a3k/common/
H A Dmarvell_def.h143 #define BL1_RO_LIMIT (PLAT_MARVELL_TRUSTED_ROM_BASE \ macro
/rk3399_ARM-atf/include/plat/marvell/armada/a8k/common/
H A Dmarvell_def.h174 #define BL1_RO_LIMIT (PLAT_MARVELL_TRUSTED_ROM_BASE \ macro
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dhikey_bl1_setup.c72 BL1_RO_LIMIT, in bl1_plat_arch_setup()
/rk3399_ARM-atf/include/plat/brcm/common/
H A Dbrcm_def.h26 #define BL1_ROM_TABLE (BL1_RO_LIMIT - ROM_TABLE_SIZE)
/rk3399_ARM-atf/plat/intel/soc/common/include/
H A Dplatform_def.h120 #define BL1_RO_LIMIT (0xffe0f000) macro
/rk3399_ARM-atf/include/plat/arm/common/
H A Darm_def.h563 #define BL1_RO_LIMIT PLAT_BL1_RO_LIMIT macro
565 #define BL1_RO_LIMIT (PLAT_ARM_TRUSTED_ROM_BASE \ macro
581 #define ROMLIB_RO_BASE BL1_RO_LIMIT
/rk3399_ARM-atf/include/plat/nuvoton/common/
H A Dnpcm845x_arm_def.h420 #define BL1_RO_LIMIT (PLAT_ARM_TRUSTED_ROM_BASE + \ macro
430 #define ROMLIB_RO_BASE BL1_RO_LIMIT
/rk3399_ARM-atf/plat/brcm/board/stingray/include/
H A Dplatform_def.h95 #define BL1_RO_LIMIT (PLAT_BRCM_TRUSTED_ROM_BASE \ macro
/rk3399_ARM-atf/plat/rpi/rpi3/include/
H A Dplatform_def.h170 #define BL1_RO_LIMIT (SEC_ROM_BASE + SEC_ROM_SIZE) macro
/rk3399_ARM-atf/plat/arm/board/fvp_ve/include/
H A Dplatform_def.h203 #define BL1_RO_LIMIT PLAT_ARM_TRUSTED_ROM_SIZE macro
/rk3399_ARM-atf/plat/arm/board/a5ds/include/
H A Dplatform_def.h220 #define BL1_RO_LIMIT PLAT_ARM_TRUSTED_ROM_SIZE macro
/rk3399_ARM-atf/plat/hisilicon/hikey960/
H A Dhikey960_bl1_setup.c104 BL1_RO_LIMIT, in bl1_plat_arch_setup()
/rk3399_ARM-atf/plat/qemu/qemu/include/
H A Dplatform_def.h134 #define BL1_RO_LIMIT (SEC_ROM_BASE + SEC_ROM_SIZE) macro
/rk3399_ARM-atf/plat/qemu/qemu_sbsa/include/
H A Dplatform_def.h130 #define BL1_RO_LIMIT (SEC_ROM_BASE + SEC_ROM_SIZE) macro
/rk3399_ARM-atf/plat/arm/board/neoverse_rd/common/include/nrd3/
H A Dnrd_plat_arm_def3.h495 #define BL1_RO_LIMIT (NRD_CSS_BL1_RO_BASE \ macro
/rk3399_ARM-atf/docs/
H A Dporting-guide.rst200 - **#define : BL1_RO_LIMIT**