Home
last modified time | relevance | path

Searched refs:PLLE_MISC (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/tegra20/
H A Dclock.c637 #define PLLE_MISC 0x0ec macro
662 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_train()
690 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
694 writel(value, NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
696 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
705 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
709 writel(value, NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
721 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/tegra30/
H A Dclock.c666 #define PLLE_MISC 0x0ec macro
691 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_train()
719 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
723 writel(value, NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
725 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
751 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
755 writel(value, NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
767 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/tegra210/
H A Dclock.c1135 #define PLLE_MISC 0x0ec macro
1171 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
1173 writel(value, NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
1192 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
1197 writel(value, NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
1208 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
1241 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
1243 writel(value, NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
/OK3568_Linux_fs/u-boot/arch/arm/mach-tegra/tegra124/
H A Dclock.c950 #define PLLE_MISC 0x0ec macro
978 value = readl(NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
985 writel(value, NV_PA_CLK_RST_BASE + PLLE_MISC); in tegra_plle_enable()
/OK3568_Linux_fs/kernel/drivers/clk/tegra/
H A Dclk-tegra20.c59 #define PLLE_MISC 0xec macro
406 .misc_reg = PLLE_MISC,
H A Dclk-tegra30.c68 #define PLLE_MISC 0xec macro
514 .misc_reg = PLLE_MISC,
H A Dclk-tegra114.c70 #define PLLE_MISC 0xec macro
562 .misc_reg = PLLE_MISC,
H A Dclk-tegra124.c59 #define PLLE_MISC 0xec macro
478 .misc_reg = PLLE_MISC,