Home
last modified time | relevance | path

Searched hist:"074596 c0b5f4e9a3642a3159a9fc7f8b8064c18a" (Results 1 – 9 of 9) sorted by relevance

/rk3399_rockchip-uboot/board/freescale/ls1043aqds/
H A Dddr.h074596c0b5f4e9a3642a3159a9fc7f8b8064c18a Thu Apr 07 08:22:21 UTC 2016 Shengzhou Liu <Shengzhou.Liu@nxp.com> armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
H A Dddr.c074596c0b5f4e9a3642a3159a9fc7f8b8064c18a Thu Apr 07 08:22:21 UTC 2016 Shengzhou Liu <Shengzhou.Liu@nxp.com> armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
H A Dls1043aqds.c074596c0b5f4e9a3642a3159a9fc7f8b8064c18a Thu Apr 07 08:22:21 UTC 2016 Shengzhou Liu <Shengzhou.Liu@nxp.com> armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
/rk3399_rockchip-uboot/board/freescale/ls1043ardb/
H A Dddr.h074596c0b5f4e9a3642a3159a9fc7f8b8064c18a Thu Apr 07 08:22:21 UTC 2016 Shengzhou Liu <Shengzhou.Liu@nxp.com> armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
H A Dddr.c074596c0b5f4e9a3642a3159a9fc7f8b8064c18a Thu Apr 07 08:22:21 UTC 2016 Shengzhou Liu <Shengzhou.Liu@nxp.com> armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
H A Dls1043ardb.c074596c0b5f4e9a3642a3159a9fc7f8b8064c18a Thu Apr 07 08:22:21 UTC 2016 Shengzhou Liu <Shengzhou.Liu@nxp.com> armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
/rk3399_rockchip-uboot/include/
H A Dfsl_ddr_sdram.h074596c0b5f4e9a3642a3159a9fc7f8b8064c18a Thu Apr 07 08:22:21 UTC 2016 Shengzhou Liu <Shengzhou.Liu@nxp.com> armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
/rk3399_rockchip-uboot/arch/arm/cpu/armv8/fsl-layerscape/
H A Dsoc.c074596c0b5f4e9a3642a3159a9fc7f8b8064c18a Thu Apr 07 08:22:21 UTC 2016 Shengzhou Liu <Shengzhou.Liu@nxp.com> armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
/rk3399_rockchip-uboot/arch/arm/include/asm/arch-fsl-layerscape/
H A Dconfig.h074596c0b5f4e9a3642a3159a9fc7f8b8064c18a Thu Apr 07 08:22:21 UTC 2016 Shengzhou Liu <Shengzhou.Liu@nxp.com> armv8/ls1043: Add workaround for DDR erratum A-008850

Barrier transactions from CCI400 need to be disabled till
the DDR is configured, otherwise it may lead to system hang.
The patch adds workaround to fix the erratum.

Signed-off-by: Shengzhou Liu <Shengzhou.Liu@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>