Home
last modified time | relevance | path

Searched full:bank0 (Results 1 – 25 of 77) sorted by relevance

1234

/OK3568_Linux_fs/kernel/drivers/media/i2c/jaguar1_drv/
H A Djaguar1_video_eq.h63 unsigned char contrast[11]; // Bank0 0x10
64 unsigned char y_peaking_mode[11]; // Bank0 0x18
66 unsigned char c_filter[11]; // Bank0 0x21
67 unsigned char pal_cm_off[11]; // Bank0 0x21
68 unsigned char hue[11]; // Bank0 0x40
69 unsigned char u_gain[11]; // Bank0 0x44
70 unsigned char v_gain[11]; // Bank0 0x48
71 unsigned char u_offset[11]; // Bank0 0x4c
72 unsigned char v_offset[11]; // Bank0 0x50
90 unsigned char h_delay_a[11]; // Bank0 0x58
[all …]
/OK3568_Linux_fs/kernel/drivers/media/i2c/nvp6158_drv/
H A Dnvp6158_video_eq.h123 unsigned char contrast[11]; // Bank0 0x10
124 unsigned char h_peaking[11]; // Bank0 0x18
125 unsigned char c_filter[11]; // Bank0 0x21
126 unsigned char hue[11]; // Bank0 0x40
127 unsigned char u_gain[11]; // Bank0 0x44
128 unsigned char v_gain[11]; // Bank0 0x48
129 unsigned char u_offset[11]; // Bank0 0x4c
130 unsigned char v_offset[11]; // Bank0 0x50
148 unsigned char h_delay_a[11]; // Bank0 0x58
149 unsigned char h_delay_b[11]; // Bank0 0x89
[all …]
/OK3568_Linux_fs/u-boot/arch/nds32/cpu/n1213/ag101/
H A Dlowlevel_init.S96 * BANK0: FLASH/ROM (SW5, J16), BANK1: OnBoard SDRAM.
126 /* SRAM bank0 config */
221 * When SW5 = "0101", MA17 = LO, the ROM is connected to BANK0,
223 * When SW5 = "1010", MA17 = HI, the ROM is disabled (still at BANK0),
224 * and the FLASH is connected to BANK0.
226 * BANK0 (0x00000000) while memory remapping was skipped.
229 * a FLASH connected to bank0.
/OK3568_Linux_fs/kernel/arch/sh/kernel/cpu/sh3/
H A Dswsusp.S59 ! BL=0: R7->R0 is bank0
80 ! BL=0: R7->R0 is bank0
105 ! BL=0: R7->R0 is bank0
116 jsr @k1 ! switch to bank0 and save all regs
119 ! BL=0: R7->R0 is bank0
/OK3568_Linux_fs/kernel/drivers/bus/
H A Duniphier-system-bus.c15 #define UNIPHIER_SBC_BASE 0x100 /* base address of bank0 space */
17 #define UNIPHIER_SBC_CTRL0 0x200 /* timing parameter 0 of bank0 */
18 #define UNIPHIER_SBC_CTRL1 0x204 /* timing parameter 1 of bank0 */
19 #define UNIPHIER_SBC_CTRL2 0x208 /* timing parameter 2 of bank0 */
20 #define UNIPHIER_SBC_CTRL3 0x20c /* timing parameter 3 of bank0 */
21 #define UNIPHIER_SBC_CTRL4 0x300 /* timing parameter 4 of bank0 */
127 * swapped. In this case, bank0 and bank1 should be swapped as well. in uniphier_system_bus_check_boot_swap()
/OK3568_Linux_fs/kernel/drivers/tty/
H A Dmxser.h74 /* set XON1 value register, when LCR=0xBF and change to bank0 */
77 /* set XON2 value register, when LCR=0xBF and change to bank0 */
80 /* set XOFF1 value register, when LCR=0xBF and change to bank0 */
83 /* set XOFF2 value register, when LCR=0xBF and change to bank0 */
/OK3568_Linux_fs/kernel/drivers/leds/
H A Dleds-tca6507.c18 * are named MASTER, BANK0 and BANK1.
24 * align with the two levels BANK0 and BANK1. This driver does not
62 * Each bank (BANK0 and BANK1) has two usage counts - LEDs using the
86 #define TCA6507_LS_LED_PWM0 0x2 /* Output LOW with Bank0 rate */
90 #define TCA6507_LS_BLINK0 0x6 /* Blink at Bank0 rate */
103 BANK0, enumerator
303 case BANK0: in set_level()
412 for (i = MASTER; i >= BANK0; i--) { in led_prepare()
452 for (i = BANK0; i <= BANK1; i++) { in led_prepare()
/OK3568_Linux_fs/kernel/drivers/soundwire/
H A Ddebugfs.c66 ret += scnprintf(buf + ret, RD_BUF - ret, "Bank0\n"); in sdw_slave_reg_show()
101 /* DPi Bank0 registers */ in sdw_slave_reg_show()
102 ret += scnprintf(buf + ret, RD_BUF - ret, "Bank0\n"); in sdw_slave_reg_show()
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pinctrl/
H A Drockchip,pinctrl.txt67 - compatible: "rockchip,rk3188-gpio-bank0"
68 - reg: second element: separate pull register for rk3188 bank0, use
142 compatible = "rockchip,rk3188-gpio-bank0";
/OK3568_Linux_fs/u-boot/doc/device-tree-bindings/pinctrl/
H A Drockchip,pinctrl.txt54 - compatible: "rockchip,rk3188-gpio-bank0"
55 - reg: second element: separate pull register for rk3188 bank0, use
130 compatible = "rockchip,rk3188-gpio-bank0";
/OK3568_Linux_fs/u-boot/drivers/pinctrl/rockchip/
H A Dpinctrl-rk3288.c48 /* bank0 is special, there are no higher 16 bit writing bits. */ in rk3288_set_mux()
110 /* bank0 is special, there are no higher 16 bit writing bits */ in rk3288_set_pull()
168 /* bank0 is special, there are no higher 16 bit writing bits. */ in rk3288_set_drive()
H A Dpinctrl-rk3399.c86 /* The bank0:16 and bank1:32 pins are located in PMU */ in rk3399_calc_pull_reg_and_bit()
141 /* The bank0:16 and bank1:32 pins are located in PMU */ in rk3399_calc_drv_reg_and_bit()
/OK3568_Linux_fs/kernel/arch/sh/kernel/
H A Drelocate_kernel.S57 /* switch to bank0 and save r7->r0 */
89 /* make sure bank0 is active and restore r0->r7 */
118 /* switch back to bank0 */
/OK3568_Linux_fs/u-boot/board/LaCie/net2big_v2/
H A Dkwbimage.cfg143 # bit3-0: 1, ODT0Rd, Internal ODT asserted during read from DRAM bank0
144 # bit7-4: 1, ODT0Wr, Internal ODT asserted during write to DRAM bank0
/OK3568_Linux_fs/u-boot/board/LaCie/netspace_v2/
H A Dkwbimage-ns2l.cfg143 # bit3-0: 1, ODT0Rd, Internal ODT asserted during read from DRAM bank0
144 # bit7-4: 1, ODT0Wr, Internal ODT asserted during write to DRAM bank0
H A Dkwbimage-is2.cfg143 # bit3-0: 1, ODT0Rd, Internal ODT asserted during read from DRAM bank0
144 # bit7-4: 1, ODT0Wr, Internal ODT asserted during write to DRAM bank0
H A Dkwbimage.cfg143 # bit3-0: 1, ODT0Rd, Internal ODT asserted during read from DRAM bank0
144 # bit7-4: 1, ODT0Wr, Internal ODT asserted during write to DRAM bank0
/OK3568_Linux_fs/u-boot/board/keymile/km_arm/
H A Dkwbimage.cfg154 # bit3-0: F, ODT0Rd, Internal ODT asserted during read from DRAM bank0
155 # bit7-4: 0, ODT0Wr, Internal ODT asserted during write to DRAM bank0
H A Dkwbimage-memphis.cfg169 # bit3-0: 1, ODT0Rd, Internal ODT asserted during read from DRAM bank0
170 # bit7-4: 0, ODT0Wr, Internal ODT not asserted during write to DRAM bank0
/OK3568_Linux_fs/u-boot/board/logicpd/zoom1/
H A Dconfig.mk11 # 8000'0000 (bank0)
/OK3568_Linux_fs/kernel/drivers/iio/adc/
H A Dcpcap-adc.c128 /* Bank0 channels */
148 /* Remuxed channels using bank0 entries */
221 /* Bank0 */
247 /* Bank0 */
357 /* Bank0 */
/OK3568_Linux_fs/u-boot/board/freescale/t102xrdb/
H A Dt102xrdb.c310 if (!strcmp(argv[1], "bank0")) in switch_cmd()
325 "for bank0/bank4/sd/emmc switch control in runtime",
/OK3568_Linux_fs/kernel/arch/sh/kernel/cpu/shmobile/
H A Dsleep.S62 /* make sure bank0 is selected, save low registers */
347 /* switch to bank0, restore low registers */
/OK3568_Linux_fs/kernel/drivers/video/fbdev/
H A Dplatinumfb.c536 int bank0, bank1, bank2, bank3, rc; in platinumfb_probe() local
598 bank0 = 1; /* builtin 1MB vram, always there */ in platinumfb_probe()
602 pinfo->total_vram = (bank0 + bank1 + bank2 + bank3) * 0x100000; in platinumfb_probe()
605 bank3, bank2, bank1, bank0); in platinumfb_probe()
/OK3568_Linux_fs/u-boot/board/freescale/p1010rdb/
H A DREADME.P1010RDB-PB82 => run boot_bank0 (boot from NOR bank0)
151 For bank0

1234