| e8460bd9 | 02-Oct-2025 |
Mark Dykes <mark.dykes@arm.com> |
Merge "fix(arm): don't override the gic redistributor frames" into integration |
| c0dbc3af | 01-Oct-2025 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "fix(fvp): do not unregister the console on system suspend" into integration |
| f185a542 | 29-Sep-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
fix(fvp): do not unregister the console on system suspend
On PSCI SYSTEM_SUSPEND, Arm platforms will call arm_system_pwr_domain_save() which will call arm_console_runtime_end(). Usually (eg CSS), th
fix(fvp): do not unregister the console on system suspend
On PSCI SYSTEM_SUSPEND, Arm platforms will call arm_system_pwr_domain_save() which will call arm_console_runtime_end(). Usually (eg CSS), that's just a flush, but on FVP that also unregisters the console. On HW_ASSISTED_COHERENCY=0 builds, this has the potential to break and prevent any EL3 output after a SYSTEM_SUSPEND.
This happens because the calls to console_unregister()/console_register() will overwrite the value of the console_list variable in drivers/console/multi_console.c. They are only called on a system level suspend. The bug happens when the core wakes up. The console will be registered again as part of the pwr_domain_suspend_finish() call. However, this call happens before the data caches have been enabled in psci_do_pwrup_cache_maintenance(). As a result, the write to console_list will not be reflected in the L2 cache and other cores will not be able to read the new value.
The fix is to not unregister the console like other Arm platforms - we don't need to reinitialise the console so there's nothing to do.
A nice side effect is that arm_console_runtime_end() no longer needs to be weak.
Change-Id: Ibbdd4b22bad0d8f1dbd63c60ee0294d889a349a4 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 843bc862 | 30-Sep-2025 |
Soby Mathew <soby.mathew@arm.com> |
Merge "fix(gpt): fix fill_l1_cont_desc() function" into integration |
| 31e9fd9c | 16-Sep-2025 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
feat(fvp): add stub implementation for plat_lfa_notify_activate()
Introduce a stub for plat_lfa_notify_activate() in the FVP platform code. This provides a placeholder implementation that always ret
feat(fvp): add stub implementation for plat_lfa_notify_activate()
Introduce a stub for plat_lfa_notify_activate() in the FVP platform code. This provides a placeholder implementation that always returns success as currently no notification is required.
Change-Id: I0e0813327af4f55e0aef12bd80a472d103ea317d Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 94cd07c7 | 07-Jul-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
refactor(fvp): always build RAS files
Their processing introduces a circular dependency with the initialization of ENABLE_FEAT_RAS when it's not set on the commandline. However, building them when E
refactor(fvp): always build RAS files
Their processing introduces a circular dependency with the initialization of ENABLE_FEAT_RAS when it's not set on the commandline. However, building them when ENABLE_FEAT_RAS=0 will not produce any side effects and the code will never be called. So we can always build the files to remove the circular check.
Change-Id: I44f90daa193c9b2c853f3fd9b54b67ccc7bace83 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 7e87f494 | 07-Jul-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
fix(fvp): give fvp_ras.c better dependencies
PLATFORM_TEST_RAS_FFH should default to 0 when unset. It will always be defined on the commandline so it needs to be checked for truthfulness. SDEI_SUPPO
fix(fvp): give fvp_ras.c better dependencies
PLATFORM_TEST_RAS_FFH should default to 0 when unset. It will always be defined on the commandline so it needs to be checked for truthfulness. SDEI_SUPPORT will also be used so it must be set.
Change-Id: I0fed6ef40eee82a3624de7bc0c85f5662af4ca3a Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 1d59d686 | 25-Sep-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
fix(arm): don't override the gic redistributor frames
Patch 75170704c made an oversight - it would provide a default value for the gicr_frames variable but would always set to it, regardless of whet
fix(arm): don't override the gic redistributor frames
Patch 75170704c made an oversight - it would provide a default value for the gicr_frames variable but would always set to it, regardless of whether the platform might want to use something different. The thinking was to provide a default and then let each platform override it, however the order was swapped.
To fix this, put the gic_set_gicr_frames() in bl31_platform_setup() rather than arm_bl31_platform_setup(). This way, platforms that use the default can still enjoy it automatically pulled in from common code, platforms that need fully custom gicr_frames can simply set it, and platforms that override bl31_platform_setup() for unrelated reasons only have to redo the call to gic_set_gicr_frames(). This has a tiny benefit over the old approach in that there will never be 2 gicr_frames arrays.
Change-Id: I734737d3bd37ddbb3286abcdd92c88676c68cdc3 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| a1032beb | 20-Aug-2025 |
John Powell <john.powell@arm.com> |
feat(cpufeat): enable FEAT_CPA2 for EL3
FEAT_CPA2 enables checked pointer arithmetic, which in the event of an arithmetic overflow in pointer generation will result in a non-canonical pointer being
feat(cpufeat): enable FEAT_CPA2 for EL3
FEAT_CPA2 enables checked pointer arithmetic, which in the event of an arithmetic overflow in pointer generation will result in a non-canonical pointer being generated and subsequent address fault.
Note that FEAT_CPA is a trivial implementation that exists in some hardware purely so it can run CPA2-enabled instructions without crashing but they don't actually have checked arithmetic, so FEAT_CPA is not explicitly enabled in TF-A.
Change-Id: I6d2ca7a7e4b986bb9e917aa8baf8091a271c168b Signed-off-by: John Powell <john.powell@arm.com>
show more ...
|
| 27f0b734 | 18-Sep-2025 |
Manish V Badarkhe <Manish.Badarkhe@arm.com> |
refactor(arm): refine FIP offset handling for BL1 with GPT support
Restrict use of PLAT_ARM_FIP_OFFSET_IN_GPT to BL1 when ARM_GPT_SUPPORT is enabled. BL2 can derive the FIP offset from the partition
refactor(arm): refine FIP offset handling for BL1 with GPT support
Restrict use of PLAT_ARM_FIP_OFFSET_IN_GPT to BL1 when ARM_GPT_SUPPORT is enabled. BL2 can derive the FIP offset from the partition table at runtime, so a fixed offset is unnecessary. Also cleaned up the FIP address handling comment for clarity.
Change-Id: I03f003a9307d66d16666eefcff1f45bb010779c9 Signed-off-by: Manish V Badarkhe <Manish.Badarkhe@arm.com>
show more ...
|
| 90b186e8 | 22-Sep-2025 |
Olivier Deprez <olivier.deprez@arm.com> |
Merge changes from topic "ja/ffa_v1_3" into integration
* changes: feat(tc): bump SPMC version to FF-A v1.3 TC platform feat(fvp): bump the SPMC version feat(ff-a): bump SPMD FF-A version |
| 7dae0451 | 04-Sep-2025 |
Min Yao Ng <minyao.ng@arm.com> |
chore(tc): align core names to Arm Lumex
Adopt core names aligned to Arm Lumex [1]
Nevis => C1-Nano Gelas => C1-Pro Travis => C1-Ultra Alto => C1-Premium
C1-Pro TRM: https://developer.arm.com/docu
chore(tc): align core names to Arm Lumex
Adopt core names aligned to Arm Lumex [1]
Nevis => C1-Nano Gelas => C1-Pro Travis => C1-Ultra Alto => C1-Premium
C1-Pro TRM: https://developer.arm.com/documentation/107771/0102/ C1-Ultra TRM: https://developer.arm.com/documentation/108014/0100/ C1-Premium TRM: https://developer.arm.com/documentation/109416/0100/ C1-Nano TRM: https://developer.arm.com/documentation/107753/0001/
[1]: https://www.arm.com/product-filter?families=c1%20cpus https://www.arm.com/products/mobile/compute-subsystems/lumex
Signed-off-by: Min Yao Ng <minyao.ng@arm.com> Signed-off-by: Olivier Deprez <olivier.deprez@arm.com> Change-Id: Id4b487ef6a6fd1b00b75b09c5d06d81bce50a15d Signed-off-by: Govindraj Raja <govindraj.raja@arm.com>
show more ...
|
| b67e9846 | 13-May-2025 |
Harrison Mutai <harrison.mutai@arm.com> |
build(measured-boot)!: move to ext event log lib
Removes in-tree Event Log library implementation and updates all references to use the external submodule. Updates include paths, Makefile macros, an
build(measured-boot)!: move to ext event log lib
Removes in-tree Event Log library implementation and updates all references to use the external submodule. Updates include paths, Makefile macros, and platform integration logic to link with lib as a static library.
If you cloned TF-A without the `--recurse-submodules` flag, you can ensure that this submodule is present by running:
git submodule update --init --recursive
BREAKING-CHANGE: LibEventLog is now included in TF-A as a submodule. Please run `git submodule update --init --recursive` if you encounter issues after migrating to the latest version of TF-A.
Change-Id: I723f493033c178759a45ea04118e7cc295dc2438 Signed-off-by: Harrison Mutai <harrison.mutai@arm.com>
show more ...
|
| 773a310f | 16-Sep-2025 |
Govindraj Raja <govindraj.raja@arm.com> |
Merge changes from topic "rustspmc_with_xferlist" into integration
* changes: feat(fvp): introduce fvp_stmm_bl2_sp_list.dts for StandaloneMm feat(fvp): update evtlog info in the xferlist's DT_SP
Merge changes from topic "rustspmc_with_xferlist" into integration
* changes: feat(fvp): introduce fvp_stmm_bl2_sp_list.dts for StandaloneMm feat(fvp): update evtlog info in the xferlist's DT_SPMC_MANIFEST entry feat(fvp): move PLAT_ARM_SPMC_SP_MANIFEST_SIZE definition feat(spmd): get spmc manifest from xferlist
show more ...
|
| 4d29a8fa | 16-Sep-2025 |
J-Alves <joao.alves@arm.com> |
feat(fvp): bump the SPMC version
Bump the SPMC version in the fvp_spmc_optee_sp_manifest to FF-A v1.3. The affected setup uses Hafnium as SPMC and OPTEE as SP.
Signed-off-by: J-Alves <joao.alves@ar
feat(fvp): bump the SPMC version
Bump the SPMC version in the fvp_spmc_optee_sp_manifest to FF-A v1.3. The affected setup uses Hafnium as SPMC and OPTEE as SP.
Signed-off-by: J-Alves <joao.alves@arm.com> Change-Id: I51d29832d8011dbdc9945f153805ba9b2b8663e7
show more ...
|
| e2d82769 | 16-Sep-2025 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge "fix(spm): change the SMMUv3TestEngine being used" into integration |
| dfdb73f7 | 16-Sep-2025 |
Manish V Badarkhe <manish.badarkhe@arm.com> |
Merge changes from topic "bk/no_blx_setup" into integration
* changes: fix: replace stray BL2_AT_EL3 with RESET_TO_BL2 refactor(aarch64): move BL31 specific setup out of the PSCI entrypoint re
Merge changes from topic "bk/no_blx_setup" into integration
* changes: fix: replace stray BL2_AT_EL3 with RESET_TO_BL2 refactor(aarch64): move BL31 specific setup out of the PSCI entrypoint refactor: unify blx_setup() and blx_main() fix(bl2): unify the BL2 EL3 and RME entrypoints
show more ...
|
| dd87b735 | 28-Aug-2025 |
J-Alves <joao.alves@arm.com> |
feat(ff-a): bump SPMD FF-A version
The Hafnium SPM version bumped to FF-A v1.3, alongside the TF-A SPMD. EL3 SPMC was kept under the v1.2 version with its own set of FFA_VERSION_SPMC_MAJOR/MINOR mac
feat(ff-a): bump SPMD FF-A version
The Hafnium SPM version bumped to FF-A v1.3, alongside the TF-A SPMD. EL3 SPMC was kept under the v1.2 version with its own set of FFA_VERSION_SPMC_MAJOR/MINOR macros.
Signed-off-by: J-Alves <joao.alves@arm.com> Change-Id: I0494738b9978ad72b3316a24d7811096c53f952b
show more ...
|
| 015c76d8 | 15-Sep-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
fix(spm): change the SMMUv3TestEngine being used
Use a test engine that's not connected via PCIe as those can't make Secure accesses.
Change-Id: I6f7f235d022090189782381bc88e67de64c11927 Signed-off
fix(spm): change the SMMUv3TestEngine being used
Use a test engine that's not connected via PCIe as those can't make Secure accesses.
Change-Id: I6f7f235d022090189782381bc88e67de64c11927 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 00e62ff9 | 03-Sep-2025 |
Juan Pablo Conde <juanpablo.conde@arm.com> |
refactor(rmmd): modify MEC update call to meet FIRME
Previous version of MEC refresh call was not compliant with FIRME [1]. This patch modifies the call so it is compliant with the specification.
[
refactor(rmmd): modify MEC update call to meet FIRME
Previous version of MEC refresh call was not compliant with FIRME [1]. This patch modifies the call so it is compliant with the specification.
[1] https://developer.arm.com/documentation/den0149/1-0alp0/
Change-Id: I15a652a021561edca16e79d127e6f08975cf1361 Signed-off-by: Juan Pablo Conde <juanpablo.conde@arm.com>
show more ...
|
| f856626b | 10-Sep-2025 |
Boyan Karatotev <boyan.karatotev@arm.com> |
fix: replace stray BL2_AT_EL3 with RESET_TO_BL2
For FVP, patch 259b67c08 should have used the latter but introduced the former. That was a mistake, correct it.
The nuvoton platform seems to have co
fix: replace stray BL2_AT_EL3 with RESET_TO_BL2
For FVP, patch 259b67c08 should have used the latter but introduced the former. That was a mistake, correct it.
The nuvoton platform seems to have copied arm_def.h and would have been missed at some point. Update that too.
Change-Id: I28123186bb4b69c5d5154dcdd24e5dee9d9e33b8 Signed-off-by: Boyan Karatotev <boyan.karatotev@arm.com>
show more ...
|
| 98ae9017 | 05-Sep-2025 |
Yeoreum Yun <yeoreum.yun@arm.com> |
feat(fvp): introduce fvp_stmm_bl2_sp_list.dts for StandaloneMm
fvp_stmm_l2_sp_list.dts is used to load StandaloneMm with rust-spmc.
This sp information will be included into fvp_tb_fw_config.dts by
feat(fvp): introduce fvp_stmm_bl2_sp_list.dts for StandaloneMm
fvp_stmm_l2_sp_list.dts is used to load StandaloneMm with rust-spmc.
This sp information will be included into fvp_tb_fw_config.dts by specifying ARM_BL2_SP_LIST_DTS build option with this file.
Change-Id: I42b1ed9a04ac29b1a3c31f7267b337d4e3036c10 Signed-off-by: Yeoreum Yun <yeoreum.yun@arm.com>
show more ...
|
| 10f6ccdc | 03-Sep-2025 |
Yeoreum Yun <yeoreum.yun@arm.com> |
feat(fvp): update evtlog info in the xferlist's DT_SPMC_MANIFEST entry
For compatibility with SPMCs that obtain event log information from DT_SPMC_MANIFEST, ensure the event log is updated when TF-A
feat(fvp): update evtlog info in the xferlist's DT_SPMC_MANIFEST entry
For compatibility with SPMCs that obtain event log information from DT_SPMC_MANIFEST, ensure the event log is updated when TF-A uses firmware handoff.
Change-Id: Iafc11c63c86c2ee67481e3085d2e8390d5f99cea Signed-off-by: Yeoreum Yun <yeoreum.yun@arm.com>
show more ...
|
| 3c90095d | 03-Sep-2025 |
Yeoreum Yun <yeoreum.yun@arm.com> |
feat(fvp): move PLAT_ARM_SPMC_SP_MANIFEST_SIZE definition
PLAT_ARM_SPMC_SP_MANIFEST_SIZE is used to allocate transfer entry when TF-A is built with TRANSFER_LIST to pass: - StandaloneMm manifest w
feat(fvp): move PLAT_ARM_SPMC_SP_MANIFEST_SIZE definition
PLAT_ARM_SPMC_SP_MANIFEST_SIZE is used to allocate transfer entry when TF-A is built with TRANSFER_LIST to pass: - StandaloneMm manifest with TL_TAG_DT_FFA_MANIFEST tag in case of SPMC_AT_EL3
- SPMC manifest (i.e) rust-spmc.
Therefore, move the PLAT_ARM_SPMC_SP_MANIFEST_SIZE definition under the TRNASFER_LIST & SPD_spmd condition and increase the size of TRANSFER_LIST as much as PLAT_ARM_SPMC_SP_MANIFEST_SIZE
Change-Id: If5e4c184fcf3aa683554f6d49caf78a5f6bfc2d1 Signed-off-by: Yeoreum Yun <yeoreum.yun@arm.com>
show more ...
|
| 745c129a | 09-Jul-2024 |
Andre Przywara <andre.przywara@arm.com> |
feat(rmmd): add RMM_RESERVE_MEMORY SMC handler
At the moment any memory required by an R-EL2 manager (RMM) needs to be known at compile time: that sets the size of the .data and .bss segments. Some
feat(rmmd): add RMM_RESERVE_MEMORY SMC handler
At the moment any memory required by an R-EL2 manager (RMM) needs to be known at compile time: that sets the size of the .data and .bss segments. Some resources depend on the particular machine this will be running on, the prime example is TF-RMM's granule array, which needs to know the maximum memory supported beforehand. Other data structures might depend on the number of CPU cores.
To provide more flexibility, but keep the memory footprint as small as possible, let's introduce some memory reservation SMC. Any RMM implementation can ask EL3 for some memory, and would get the physical address of a usable chunk of memory back. This must happen at RMM boot time, so before the RMM concluded the boot phase with the RMM_BOOT_COMPLETE SMC call. Also there is no provision to free memory again, this would not be needed for the use case of sizing platform resources, and avoids the complexity of a full-fledged memory allocator.
Add the new RMM_RESERVE_MEMORY command to the implementation defined RMM-EL3 SMC interface, both in code and documentation. The actual memory reservation is made a platform implementation, but a simple implementation is provided, which is used for the FVP platform already: it will just pick the next matching chunk of memory from the top end of the RMM carveout. This way the memory reservation will grow down from the end of the carveout, in a stack-like fashion, until it reaches the end of the RMM payload, located at the beginning of the carveout. Since secondary cores might also reserve memory at boot time, there is a spinlock to protect the simple allocation algorithm. Other platforms can choose to provide a more sophisticated reservation algorithm, for instance one taking NUMA locality into account.
This patch just provides the call, at this point there is no obligation to use the feature, although future TF-RMM versions would rely on it.
Change-Id: I096ac8870ee38f44e18850779fcae829a43a8fd1 Signed-off-by: Andre Przywara <andre.przywara@arm.com>
show more ...
|