| 9f9c846a | 27-Dec-2024 |
Aleksandr Iashchenko <alexhoppus111@gmail.com> |
core: refactor ubsan panic code
Move panic invocation to common function. That makes entire code a little bit more compact and removes duplications. Also remove volatile modifier from ubsan_panic va
core: refactor ubsan panic code
Move panic invocation to common function. That makes entire code a little bit more compact and removes duplications. Also remove volatile modifier from ubsan_panic variable to make checkpatch happy.
Signed-off-by: Aleksandr Iashchenko <alexhoppus111@gmail.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 45ef9dd0 | 27-Dec-2024 |
Aleksandr Iashchenko <alexhoppus111@gmail.com> |
core: fix error in ubsan_builtin_unreachable naming
There is only __ubsan_handle_builtin_unreachable interface in gcc. It was there starting from version 4.9.0.
Signed-off-by: Aleksandr Iashchenko
core: fix error in ubsan_builtin_unreachable naming
There is only __ubsan_handle_builtin_unreachable interface in gcc. It was there starting from version 4.9.0.
Signed-off-by: Aleksandr Iashchenko <alexhoppus111@gmail.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 6966dabd | 27-Dec-2024 |
Aleksandr Iashchenko <alexhoppus111@gmail.com> |
core: fix gcc warnings in ubsan
Latest gcc versions utilize void * as argument type for most of the ubsan related handlers prototypes. Reproduced with gcc 11.2 .
Signed-off-by: Aleksandr Iashchenko
core: fix gcc warnings in ubsan
Latest gcc versions utilize void * as argument type for most of the ubsan related handlers prototypes. Reproduced with gcc 11.2 .
Signed-off-by: Aleksandr Iashchenko <alexhoppus111@gmail.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| eb969f18 | 26-Dec-2024 |
Aleksandr Iashchenko <alexhoppus111@gmail.com> |
core: fix undefined reference to ubsan function
Add UBSan handler __ubsan_handle_invalid_builtin, which support __builtin* functions validation. In some cases when __builtin functions are used, und
core: fix undefined reference to ubsan function
Add UBSan handler __ubsan_handle_invalid_builtin, which support __builtin* functions validation. In some cases when __builtin functions are used, undefined behaviour might be triggered by invalid arguments. E.g. passing 0 as the argument to __builtin_ctz or __builtin_clz invokes undefined behavior and is diagnosed by UBSan.
Signed-off-by: Aleksandr Iashchenko <alexhoppus111@gmail.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 04e46975 | 16-Dec-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
tree-wide: use ROUNDUP_DIV() where applicable
Use ROUNDUP_DIV() instead of ROUNDUP(..., size) / size where applicable.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Je
tree-wide: use ROUNDUP_DIV() where applicable
Use ROUNDUP_DIV() instead of ROUNDUP(..., size) / size where applicable.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| c1e65709 | 23-Dec-2024 |
Sungmin Han <sungminhan@telechips.com> |
plat-telechips: Add initial support for Telechips platform (TCC805x)
This is the initial support for Telechips Platform (TCC805x).
* xtest results (-l 15): | 334474 subtests of which 0 failed | 108
plat-telechips: Add initial support for Telechips platform (TCC805x)
This is the initial support for Telechips Platform (TCC805x).
* xtest results (-l 15): | 334474 subtests of which 0 failed | 108 test cases of which 0 failed | 0 test cases were skipped | TEE test application done!
* Compiled with: | make PLATFORM=telechips-tcc805x
Signed-off-by: Sungmin Han <sungminhan@telechips.com> Signed-off-by: GY Hwang <gy.hwang@telechips.com> Acked-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Jens Wiklander <jens.wiklander@linaro.org> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 7122f387 | 14-Dec-2024 |
leisen <leisen1@huawei.com> |
drivers: crypto: hisilicon: add pbkdf2 algorithm
Add pbkdf2 algorithm for hisilicon SEC driver.
Signed-off-by: leisen <leisen1@huawei.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com> |
| 95eea104 | 04-Apr-2024 |
Olivier Masse <olivier.masse@nxp.com> |
drivers: caam: introduce AE_CCM and AE_GCM compilation flags
imx6dl-sabresd, imx6q-sabresd, imx6sx-sdb does not support AES GCM
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: S
drivers: caam: introduce AE_CCM and AE_GCM compilation flags
imx6dl-sabresd, imx6q-sabresd, imx6sx-sdb does not support AES GCM
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| a75d305d | 11-Jan-2024 |
Olivier Masse <olivier.masse@nxp.com> |
drivers: caam: Add AES CCM
Implement CAAM AES CCM
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked-by: Jens Wiklander <jens.wiklande
drivers: caam: Add AES CCM
Implement CAAM AES CCM
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| faaf0c59 | 01-Jan-2024 |
Olivier Masse <olivier.masse@nxp.com> |
drivers: caam: Add AES GCM
Implement CAAM AES GCM
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked-by: Jens Wiklander <jens.wiklande
drivers: caam: Add AES GCM
Implement CAAM AES GCM
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 9c4f6acb | 22-Feb-2024 |
Olivier Masse <olivier.masse@nxp.com> |
drivers: caam: Add caam_cpy_buf_src()
Add caam_cpy_buf_src() function that copy a data buffer into a caam buffer.
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra
drivers: caam: Add caam_cpy_buf_src()
Add caam_cpy_buf_src() function that copy a data buffer into a caam buffer.
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 84c0a67b | 29-Jan-2024 |
Olivier Masse <olivier.masse@nxp.com> |
drivers: caam: Update CCB Clear Written Register
Introduce more CCB CLR WR register
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked
drivers: caam: Update CCB Clear Written Register
Introduce more CCB CLR WR register
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| b78d0115 | 29-Jan-2024 |
Olivier Masse <olivier.masse@nxp.com> |
drivers: caam: Add SEQ FIFO Load
Introduce Sequence Fifo load command
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked-by: Jens Wikl
drivers: caam: Add SEQ FIFO Load
Introduce Sequence Fifo load command
Signed-off-by: Olivier Masse <olivier.masse@nxp.com> Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 8796ab4a | 04-Nov-2024 |
Tony Han <tony.han@microchip.com> |
drivers: microchip_pit: add driver for sama7g54's pit64b
Add support for the peripheral PIT64B in sama7g54. In the driver the clocks are initialized for PIT64B.
Signed-off-by: Tony Han <tony.han@mi
drivers: microchip_pit: add driver for sama7g54's pit64b
Add support for the peripheral PIT64B in sama7g54. In the driver the clocks are initialized for PIT64B.
Signed-off-by: Tony Han <tony.han@microchip.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| a53e4bda | 16-Oct-2024 |
Tony Han <tony.han@microchip.com> |
drivers: clk: sam: extend the time for waiting PLL ready
The start-up time (simulation data) of sama7g5 PLL is 50us in condition reaching 95% of target frequency. The PLL lock status bit is not set
drivers: clk: sam: extend the time for waiting PLL ready
The start-up time (simulation data) of sama7g5 PLL is 50us in condition reaching 95% of target frequency. The PLL lock status bit is not set a few times with current timeout setting. Extend the time to make sure the check is successful for any cases.
Signed-off-by: Tony Han <tony.han@microchip.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 79ea7b0a | 10-Dec-2024 |
Akshay Belsare <akshay.belsare@amd.com> |
plat-versal2: config to select console uart
Add configuration to select console uart for AMD Versal Gen 2 platform. Console UART can be selected through CFG_CONSOLE_UART. Defaults to UART0.
Signed-
plat-versal2: config to select console uart
Add configuration to select console uart for AMD Versal Gen 2 platform. Console UART can be selected through CFG_CONSOLE_UART. Defaults to UART0.
Signed-off-by: Akshay Belsare <akshay.belsare@amd.com> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Michal Simek <michal.simek@amd.com>
show more ...
|
| c2e42a8f | 20-Dec-2024 |
Jerome Forissier <jerome.forissier@linaro.org> |
vexpress-qemu_armv8a: increase CFG_CORE_TZSRAM_EMUL_SIZE
Increase the emulated TrustZone SRAM size from 512 to 640 KB for the vexpress-qemu_armv8a. This drastically improves the execution speed when
vexpress-qemu_armv8a: increase CFG_CORE_TZSRAM_EMUL_SIZE
Increase the emulated TrustZone SRAM size from 512 to 640 KB for the vexpress-qemu_armv8a. This drastically improves the execution speed when pager is enabled. For example, without this change the command "time xtest regression_1006" takes around 3 minutes on my build machine, but it takes only 9 seconds with the increased TZSRAM. Similarly, the same test on the GitHub CI runners needs 10 minutes before the change and only 15 seconds after.
This is related to commit 46fdfeea761f ("vexpress-qemu_armv8a: increase CFG_CORE_HEAP_SIZE to 131072") and commit b4ed37a8c754 ("plat-vexpress: increase QEMU heap size") which effectively took away 64K + 64KB from the pager.
This is expected to solve the occasional timeouts that we see occurring with the QEMUv8_check1 CI job.
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 76d6685e | 17-Dec-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
tree-wide: use power-of-2 rounding macros where applicable
Use ROUNDUP2(), ROUNDUP2_OVERFLOW(), ROUNDUP2_DIV() and ROUNDDOWN2() at places where the rounding argument is a variable value and we want
tree-wide: use power-of-2 rounding macros where applicable
Use ROUNDUP2(), ROUNDUP2_OVERFLOW(), ROUNDUP2_DIV() and ROUNDDOWN2() at places where the rounding argument is a variable value and we want to leverage the implementation of these routines optimized for a power-of-2 rounding argument.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| ccb65ffa | 18-Dec-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
plat-stm32mp1: remove incr_refcnt()/decr_refcnt()
Remove platform specific refcount helper functions incr_refcnt() and decr_refcnt() and related that are no more used since commit f63f11bd1763 ("dri
plat-stm32mp1: remove incr_refcnt()/decr_refcnt()
Remove platform specific refcount helper functions incr_refcnt() and decr_refcnt() and related that are no more used since commit f63f11bd1763 ("drivers: stm32_rng: keep rng enable from initialization") merged in OP-TEE tag 3.21.0.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 7fac2ff8 | 17-Dec-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
plat-stm32mp1: stm32_util.h: remove unused include files
Remove inclusion of header files no more needed in plat-stm32mp1/stm32_util.h.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com
plat-stm32mp1: stm32_util.h: remove unused include files
Remove inclusion of header files no more needed in plat-stm32mp1/stm32_util.h.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 8e56b667 | 17-Dec-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
drivers: regulator: fix missing header file in stm32mp13_regulator_iod
Add missing inclusion of kernel/dt_driver.h that is needed by stm32mp13_regulator_iod driver.
Signed-off-by: Etienne Carriere
drivers: regulator: fix missing header file in stm32mp13_regulator_iod
Add missing inclusion of kernel/dt_driver.h that is needed by stm32mp13_regulator_iod driver.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 0ba375c0 | 23-Oct-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
plat-stm32mp2: remove deprecated shared_resource stub functions
Remove stm32mp2 platform shared_resources driver stub functions stm32mp_register_secure_periph_iomem(), stm32mp_register_non_secure_pe
plat-stm32mp2: remove deprecated shared_resource stub functions
Remove stm32mp2 platform shared_resources driver stub functions stm32mp_register_secure_periph_iomem(), stm32mp_register_non_secure_periph_iomem() and stm32mp_register_gpioz_pin_count() since shared_resources platform driver, inherited from stm32mp1, has been fully removed in the source tree.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 1d4d2421 | 22-Oct-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
plat-stm32mp1: remove deprecated shared_resource driver
Remove stm32mp1 platform shared_resources.c driver that is no more used.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Acked
plat-stm32mp1: remove deprecated shared_resource driver
Remove stm32mp1 platform shared_resources.c driver that is no more used.
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|
| 4f75eab0 | 22-Oct-2024 |
yuzexi <yuzexi@hisilicon.com> |
driver: crypto: hisilicon: add RSA algorithm
Add RSA support in Hisilicon crypto drivers.
Signed-off-by: yuzexi <yuzexi@hisilicon.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com> Acke
driver: crypto: hisilicon: add RSA algorithm
Add RSA support in Hisilicon crypto drivers.
Signed-off-by: yuzexi <yuzexi@hisilicon.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 90c3f137 | 23-Oct-2024 |
Etienne Carriere <etienne.carriere@foss.st.com> |
plat-stm32mp1: remove unused stm32mp_nsec_can_access_reset()
Remove unused platform functions stm32mp_nsec_can_access_reset() and stm32mp_gpio_bank_is_non_secure().
Signed-off-by: Etienne Carriere
plat-stm32mp1: remove unused stm32mp_nsec_can_access_reset()
Remove unused platform functions stm32mp_nsec_can_access_reset() and stm32mp_gpio_bank_is_non_secure().
Signed-off-by: Etienne Carriere <etienne.carriere@foss.st.com> Reviewed-by: Patrick Delaunay <patrick.delaunay@foss.st.com> Acked-by: Gatien Chevallier <gatien.chevallier@foss.st.com>
show more ...
|