Home
last modified time | relevance | path

Searched refs:H_BK_LPLL (Results 1 – 25 of 47) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmdrv_sc_display.c1197 MDrv_WriteByte(H_BK_LPLL(0x0C), (((u8FrcOutTmp-1)&0xF) << 4) | ((*u8FrcIn-1)&0xF)); in MDrv_SC_Cal_FRC_Output_Vfreq()
1202 MDrv_WriteByte(H_BK_LPLL(0x0C), ((*u8FrcOut-1) << 4) | (*u8FrcIn-1)); in MDrv_SC_Cal_FRC_Output_Vfreq()
1215 MDrv_WriteByte(H_BK_LPLL(0x0C), 0x00); //clear FRC before set freerun (fps_in:fps_out = 1:1) in MDrv_SC_Cal_FRC_Output_Vfreq()
1467 MDrv_WriteRegBit(H_BK_LPLL(0x1E), bEn, 0x20); //Enable/Disable Fast LPLL in MDrv_SC_set_fastlpll()
1472 return MDrv_ReadRegBit(H_BK_LPLL(0x1E), 0x20); //Enable/Disable FBL in MDrv_SC_get_fastlpll()
2398 MDrv_WriteByte(H_BK_LPLL(0x0B), 0x54); //Gain in _MDrv_Scaler_SetIGainPGain()
2400 MDrv_WriteByte(H_BK_LPLL(0x0B), (u8GainP<<4)|u8GainI); //Gain in _MDrv_Scaler_SetIGainPGain()
2402 MDrv_WriteByte(H_BK_LPLL(0x0B), (u8GainP<<4)|u8GainI); //Gain in _MDrv_Scaler_SetIGainPGain()
3006 MDrv_WriteRegBit(H_BK_LPLL(0x78), ENABLE, BIT(4)); in _MDrv_XC_Set_FPLL_Thresh_Mode()
3011 MDrv_WriteRegBit(H_BK_LPLL(0x78), DISABLE, BIT(4)); in _MDrv_XC_Set_FPLL_Thresh_Mode()
[all …]
H A Dmdrv_sc_display.c.01195 MDrv_WriteByte(H_BK_LPLL(0x0C), (((u8FrcOutTmp-1)&0xF) << 4) | ((*u8FrcIn-1)&0xF));
1200 MDrv_WriteByte(H_BK_LPLL(0x0C), ((*u8FrcOut-1) << 4) | (*u8FrcIn-1));
1213 MDrv_WriteByte(H_BK_LPLL(0x0C), 0x00); //clear FRC before set freerun (fps_in:fps_out = 1:1)
1465 MDrv_WriteRegBit(H_BK_LPLL(0x1E), bEn, 0x20); //Enable/Disable Fast LPLL
1470 return MDrv_ReadRegBit(H_BK_LPLL(0x1E), 0x20); //Enable/Disable FBL
2396 MDrv_WriteByte(H_BK_LPLL(0x0B), 0x54); //Gain
2398 MDrv_WriteByte(H_BK_LPLL(0x0B), (u8GainP<<4)|u8GainI); //Gain
2400 MDrv_WriteByte(H_BK_LPLL(0x0B), (u8GainP<<4)|u8GainI); //Gain
3004 MDrv_WriteRegBit(H_BK_LPLL(0x78), ENABLE, BIT(4));
3009 MDrv_WriteRegBit(H_BK_LPLL(0x78), DISABLE, BIT(4));
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dxc_Analog_Reg.h117 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/curry/dac/include/
H A DhalDAC.h160 #define H_BK_LPLL(x) BK_REG_H(XC_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/kano/dac/include/
H A DhalDAC.h164 #define H_BK_LPLL(x) BK_REG_H(XC_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6lite/dac/include/
H A DhalDAC.h164 #define H_BK_LPLL(x) BK_REG_H(XC_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/dac/hal/k6/dac/include/
H A DhalDAC.h164 #define H_BK_LPLL(x) BK_REG_H(XC_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/pnl/
H A DhalPNL.h191 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/pnl/
H A DhalPNL.h181 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/pnl/
H A DhalPNL.h181 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/pnl/
H A DhalPNL.h191 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/pnl/
H A DhalPNL.h191 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/pnl/
H A DhalPNL.h191 #define H_BK_LPLL(x) BK_REG_H(REG_LPLL_BASE, x) macro

12