xref: /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/xc_Analog_Reg.h (revision 53ee8cc121a030b8d368113ac3e966b4705770ef)
1*53ee8cc1Swenshuai.xi //<MStar Software>
2*53ee8cc1Swenshuai.xi //******************************************************************************
3*53ee8cc1Swenshuai.xi // MStar Software
4*53ee8cc1Swenshuai.xi // Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
5*53ee8cc1Swenshuai.xi // All software, firmware and related documentation herein ("MStar Software") are
6*53ee8cc1Swenshuai.xi // intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
7*53ee8cc1Swenshuai.xi // law, including, but not limited to, copyright law and international treaties.
8*53ee8cc1Swenshuai.xi // Any use, modification, reproduction, retransmission, or republication of all
9*53ee8cc1Swenshuai.xi // or part of MStar Software is expressly prohibited, unless prior written
10*53ee8cc1Swenshuai.xi // permission has been granted by MStar.
11*53ee8cc1Swenshuai.xi //
12*53ee8cc1Swenshuai.xi // By accessing, browsing and/or using MStar Software, you acknowledge that you
13*53ee8cc1Swenshuai.xi // have read, understood, and agree, to be bound by below terms ("Terms") and to
14*53ee8cc1Swenshuai.xi // comply with all applicable laws and regulations:
15*53ee8cc1Swenshuai.xi //
16*53ee8cc1Swenshuai.xi // 1. MStar shall retain any and all right, ownership and interest to MStar
17*53ee8cc1Swenshuai.xi //    Software and any modification/derivatives thereof.
18*53ee8cc1Swenshuai.xi //    No right, ownership, or interest to MStar Software and any
19*53ee8cc1Swenshuai.xi //    modification/derivatives thereof is transferred to you under Terms.
20*53ee8cc1Swenshuai.xi //
21*53ee8cc1Swenshuai.xi // 2. You understand that MStar Software might include, incorporate or be
22*53ee8cc1Swenshuai.xi //    supplied together with third party`s software and the use of MStar
23*53ee8cc1Swenshuai.xi //    Software may require additional licenses from third parties.
24*53ee8cc1Swenshuai.xi //    Therefore, you hereby agree it is your sole responsibility to separately
25*53ee8cc1Swenshuai.xi //    obtain any and all third party right and license necessary for your use of
26*53ee8cc1Swenshuai.xi //    such third party`s software.
27*53ee8cc1Swenshuai.xi //
28*53ee8cc1Swenshuai.xi // 3. MStar Software and any modification/derivatives thereof shall be deemed as
29*53ee8cc1Swenshuai.xi //    MStar`s confidential information and you agree to keep MStar`s
30*53ee8cc1Swenshuai.xi //    confidential information in strictest confidence and not disclose to any
31*53ee8cc1Swenshuai.xi //    third party.
32*53ee8cc1Swenshuai.xi //
33*53ee8cc1Swenshuai.xi // 4. MStar Software is provided on an "AS IS" basis without warranties of any
34*53ee8cc1Swenshuai.xi //    kind. Any warranties are hereby expressly disclaimed by MStar, including
35*53ee8cc1Swenshuai.xi //    without limitation, any warranties of merchantability, non-infringement of
36*53ee8cc1Swenshuai.xi //    intellectual property rights, fitness for a particular purpose, error free
37*53ee8cc1Swenshuai.xi //    and in conformity with any international standard.  You agree to waive any
38*53ee8cc1Swenshuai.xi //    claim against MStar for any loss, damage, cost or expense that you may
39*53ee8cc1Swenshuai.xi //    incur related to your use of MStar Software.
40*53ee8cc1Swenshuai.xi //    In no event shall MStar be liable for any direct, indirect, incidental or
41*53ee8cc1Swenshuai.xi //    consequential damages, including without limitation, lost of profit or
42*53ee8cc1Swenshuai.xi //    revenues, lost or damage of data, and unauthorized system use.
43*53ee8cc1Swenshuai.xi //    You agree that this Section 4 shall still apply without being affected
44*53ee8cc1Swenshuai.xi //    even if MStar Software has been modified by MStar in accordance with your
45*53ee8cc1Swenshuai.xi //    request or instruction for your use, except otherwise agreed by both
46*53ee8cc1Swenshuai.xi //    parties in writing.
47*53ee8cc1Swenshuai.xi //
48*53ee8cc1Swenshuai.xi // 5. If requested, MStar may from time to time provide technical supports or
49*53ee8cc1Swenshuai.xi //    services in relation with MStar Software to you for your use of
50*53ee8cc1Swenshuai.xi //    MStar Software in conjunction with your or your customer`s product
51*53ee8cc1Swenshuai.xi //    ("Services").
52*53ee8cc1Swenshuai.xi //    You understand and agree that, except otherwise agreed by both parties in
53*53ee8cc1Swenshuai.xi //    writing, Services are provided on an "AS IS" basis and the warranty
54*53ee8cc1Swenshuai.xi //    disclaimer set forth in Section 4 above shall apply.
55*53ee8cc1Swenshuai.xi //
56*53ee8cc1Swenshuai.xi // 6. Nothing contained herein shall be construed as by implication, estoppels
57*53ee8cc1Swenshuai.xi //    or otherwise:
58*53ee8cc1Swenshuai.xi //    (a) conferring any license or right to use MStar name, trademark, service
59*53ee8cc1Swenshuai.xi //        mark, symbol or any other identification;
60*53ee8cc1Swenshuai.xi //    (b) obligating MStar or any of its affiliates to furnish any person,
61*53ee8cc1Swenshuai.xi //        including without limitation, you and your customers, any assistance
62*53ee8cc1Swenshuai.xi //        of any kind whatsoever, or any information; or
63*53ee8cc1Swenshuai.xi //    (c) conferring any license or right under any intellectual property right.
64*53ee8cc1Swenshuai.xi //
65*53ee8cc1Swenshuai.xi // 7. These terms shall be governed by and construed in accordance with the laws
66*53ee8cc1Swenshuai.xi //    of Taiwan, R.O.C., excluding its conflict of law rules.
67*53ee8cc1Swenshuai.xi //    Any and all dispute arising out hereof or related hereto shall be finally
68*53ee8cc1Swenshuai.xi //    settled by arbitration referred to the Chinese Arbitration Association,
69*53ee8cc1Swenshuai.xi //    Taipei in accordance with the ROC Arbitration Law and the Arbitration
70*53ee8cc1Swenshuai.xi //    Rules of the Association by three (3) arbitrators appointed in accordance
71*53ee8cc1Swenshuai.xi //    with the said Rules.
72*53ee8cc1Swenshuai.xi //    The place of arbitration shall be in Taipei, Taiwan and the language shall
73*53ee8cc1Swenshuai.xi //    be English.
74*53ee8cc1Swenshuai.xi //    The arbitration award shall be final and binding to both parties.
75*53ee8cc1Swenshuai.xi //
76*53ee8cc1Swenshuai.xi //******************************************************************************
77*53ee8cc1Swenshuai.xi //<MStar Software>
78*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
79*53ee8cc1Swenshuai.xi //
80*53ee8cc1Swenshuai.xi // Copyright (c) 2008-2009 MStar Semiconductor, Inc.
81*53ee8cc1Swenshuai.xi // All rights reserved.
82*53ee8cc1Swenshuai.xi //
83*53ee8cc1Swenshuai.xi // Unless otherwise stipulated in writing, any and all information contained
84*53ee8cc1Swenshuai.xi // herein regardless in any format shall remain the sole proprietary of
85*53ee8cc1Swenshuai.xi // MStar Semiconductor Inc. and be kept in strict confidence
86*53ee8cc1Swenshuai.xi // ("MStar Confidential Information") by the recipient.
87*53ee8cc1Swenshuai.xi // Any unauthorized act including without limitation unauthorized disclosure,
88*53ee8cc1Swenshuai.xi // copying, use, reproduction, sale, distribution, modification, disassembling,
89*53ee8cc1Swenshuai.xi // reverse engineering and compiling of the contents of MStar Confidential
90*53ee8cc1Swenshuai.xi // Information is unlawful and strictly prohibited. MStar hereby reserves the
91*53ee8cc1Swenshuai.xi // rights to any and all damages, losses, costs and expenses resulting therefrom.
92*53ee8cc1Swenshuai.xi //
93*53ee8cc1Swenshuai.xi ////////////////////////////////////////////////////////////////////////////////
94*53ee8cc1Swenshuai.xi 
95*53ee8cc1Swenshuai.xi #ifndef XC_ANALOG_REG_H
96*53ee8cc1Swenshuai.xi #define XC_ANALOG_REG_H
97*53ee8cc1Swenshuai.xi 
98*53ee8cc1Swenshuai.xi /******************************************************************************/
99*53ee8cc1Swenshuai.xi /*                     Macro                                                  */
100*53ee8cc1Swenshuai.xi /******************************************************************************/
101*53ee8cc1Swenshuai.xi 
102*53ee8cc1Swenshuai.xi #ifndef UNUSED
103*53ee8cc1Swenshuai.xi #define UNUSED(x) ((x)=(x))
104*53ee8cc1Swenshuai.xi #endif
105*53ee8cc1Swenshuai.xi 
106*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////
107*53ee8cc1Swenshuai.xi // Scaler Bank
108*53ee8cc1Swenshuai.xi ///////////////////////////////////////////////////////
109*53ee8cc1Swenshuai.xi 
110*53ee8cc1Swenshuai.xi #define BK_SELECT_00                REG_SCALER_BASE
111*53ee8cc1Swenshuai.xi 
112*53ee8cc1Swenshuai.xi #define BK_REG_L( x, y )            ((x) | (((y) << 1)))
113*53ee8cc1Swenshuai.xi #define BK_REG_H( x, y )            (((x) | (((y) << 1))) + 1)
114*53ee8cc1Swenshuai.xi 
115*53ee8cc1Swenshuai.xi /* LPLL */
116*53ee8cc1Swenshuai.xi #define L_BK_LPLL(x)        BK_REG_L(REG_LPLL_BASE, x)
117*53ee8cc1Swenshuai.xi #define H_BK_LPLL(x)        BK_REG_H(REG_LPLL_BASE, x)
118*53ee8cc1Swenshuai.xi 
119*53ee8cc1Swenshuai.xi /* Chip Top */
120*53ee8cc1Swenshuai.xi #define L_BK_CHIPTOP(x)     BK_REG_L(REG_CLKGEN0_BASE, x)
121*53ee8cc1Swenshuai.xi #define H_BK_CHIPTOP(x)     BK_REG_H(REG_CLKGEN0_BASE, x)
122*53ee8cc1Swenshuai.xi 
123*53ee8cc1Swenshuai.xi 
124*53ee8cc1Swenshuai.xi /* VD:AFEC */
125*53ee8cc1Swenshuai.xi #define L_BK_AFEC(x)        BK_REG_L(REG_AFEC_BASE, x)
126*53ee8cc1Swenshuai.xi #define H_BK_AFEC(x)        BK_REG_H(REG_AFEC_BASE, x)
127*53ee8cc1Swenshuai.xi 
128*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
129*53ee8cc1Swenshuai.xi // Input source select
130*53ee8cc1Swenshuai.xi 
131*53ee8cc1Swenshuai.xi // BK_IP1F2_02 [2:0]
132*53ee8cc1Swenshuai.xi #define IP_INSSEL_ANALOG1   0x0000
133*53ee8cc1Swenshuai.xi #define IP_INSSEL_ANALOG2   0x0001
134*53ee8cc1Swenshuai.xi #define IP_INSSEL_ANALOG3   0x0002
135*53ee8cc1Swenshuai.xi #define IP_INSSEL_DVI       0x0003
136*53ee8cc1Swenshuai.xi #define IP_INSSEL_VIDEO     0x0004
137*53ee8cc1Swenshuai.xi #define IP_INSSEL_HDTV      0x0005
138*53ee8cc1Swenshuai.xi #define IP_INSSEL_HDMI      0x0007
139*53ee8cc1Swenshuai.xi 
140*53ee8cc1Swenshuai.xi #define IP_INSSEL_MASK      BITMASK(2:0)
141*53ee8cc1Swenshuai.xi #define IP_VDOSEL_MASK      BITMASK(1:0)
142*53ee8cc1Swenshuai.xi 
143*53ee8cc1Swenshuai.xi typedef enum
144*53ee8cc1Swenshuai.xi {
145*53ee8cc1Swenshuai.xi     IP_CCIR656_A,
146*53ee8cc1Swenshuai.xi     IP_MST_VD_A,
147*53ee8cc1Swenshuai.xi     IP_CCIR601,
148*53ee8cc1Swenshuai.xi     IP_MST_VD_B, // Don't use; RD's suggestion.
149*53ee8cc1Swenshuai.xi     IP_CCIR656_B=0x20
150*53ee8cc1Swenshuai.xi } VDOSEL;
151*53ee8cc1Swenshuai.xi 
152*53ee8cc1Swenshuai.xi typedef enum
153*53ee8cc1Swenshuai.xi {
154*53ee8cc1Swenshuai.xi     VE_IPMUX_ADC_A      = 0,            ///< ADC A
155*53ee8cc1Swenshuai.xi     VE_IPMUX_HDMI_DVI   = 1,            ///< DVI
156*53ee8cc1Swenshuai.xi     VE_IPMUX_VD         = 2,            ///< VD
157*53ee8cc1Swenshuai.xi     VE_IPMUX_MVOP       = 3,            ///< MPEG/DC0
158*53ee8cc1Swenshuai.xi     VE_IPMUX_SC_IP1     = 4,            ///< Scaler IP1 output
159*53ee8cc1Swenshuai.xi     VE_IPMUX_EXT_VD     = 5,            ///< External VD
160*53ee8cc1Swenshuai.xi     VE_IPMUX_ADC_B      = 6,            ///< ADC B
161*53ee8cc1Swenshuai.xi } VE_IPMUX_TYPE;
162*53ee8cc1Swenshuai.xi 
163*53ee8cc1Swenshuai.xi typedef enum
164*53ee8cc1Swenshuai.xi {
165*53ee8cc1Swenshuai.xi     AUTO_DETECT     =0x00,
166*53ee8cc1Swenshuai.xi     HV_SEPARATED    =0x01,
167*53ee8cc1Swenshuai.xi     COMPOSITE_SYNC  =0x02,
168*53ee8cc1Swenshuai.xi     SYNC_ON_GREEN   =0x03
169*53ee8cc1Swenshuai.xi }STYPE;
170*53ee8cc1Swenshuai.xi 
171*53ee8cc1Swenshuai.xi typedef enum
172*53ee8cc1Swenshuai.xi {
173*53ee8cc1Swenshuai.xi     CSYNC   = 0,
174*53ee8cc1Swenshuai.xi     SOG     = 1
175*53ee8cc1Swenshuai.xi }COMP;
176*53ee8cc1Swenshuai.xi 
177*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
178*53ee8cc1Swenshuai.xi // ADC
179*53ee8cc1Swenshuai.xi 
180*53ee8cc1Swenshuai.xi #define ADC_AMUXA_MASK      BITMASK(1:0)
181*53ee8cc1Swenshuai.xi #define ADC_YMUX_MASK       BITMASK(3:0)
182*53ee8cc1Swenshuai.xi #define ADC_CMUX_MASK       BITMASK(7:4)
183*53ee8cc1Swenshuai.xi 
184*53ee8cc1Swenshuai.xi 
185*53ee8cc1Swenshuai.xi //------------------------------------------------------------------------------
186*53ee8cc1Swenshuai.xi // MUX
187*53ee8cc1Swenshuai.xi 
188*53ee8cc1Swenshuai.xi typedef enum
189*53ee8cc1Swenshuai.xi {
190*53ee8cc1Swenshuai.xi     ADC_RGB1,
191*53ee8cc1Swenshuai.xi     ADC_RGB2,
192*53ee8cc1Swenshuai.xi     ADC_RGB3,
193*53ee8cc1Swenshuai.xi }AMUX_SEL;
194*53ee8cc1Swenshuai.xi 
195*53ee8cc1Swenshuai.xi typedef enum // For PC/YPbPr input mux
196*53ee8cc1Swenshuai.xi {
197*53ee8cc1Swenshuai.xi     ANALOG_RGB0 = ADC_RGB1,
198*53ee8cc1Swenshuai.xi     ANALOG_RGB1 = ADC_RGB2,
199*53ee8cc1Swenshuai.xi     ANALOG_RGB2 = ADC_RGB3,
200*53ee8cc1Swenshuai.xi     ANALOG_RGB_DUMMY,
201*53ee8cc1Swenshuai.xi }ANALOG_RGB;
202*53ee8cc1Swenshuai.xi 
203*53ee8cc1Swenshuai.xi typedef enum
204*53ee8cc1Swenshuai.xi {
205*53ee8cc1Swenshuai.xi     MSVD_YMUX_CVBS0,
206*53ee8cc1Swenshuai.xi     MSVD_YMUX_CVBS1,
207*53ee8cc1Swenshuai.xi     MSVD_YMUX_CVBS2,
208*53ee8cc1Swenshuai.xi     MSVD_YMUX_CVBS3,
209*53ee8cc1Swenshuai.xi 
210*53ee8cc1Swenshuai.xi     MSVD_YMUX_Y0,
211*53ee8cc1Swenshuai.xi     MSVD_YMUX_Y1,
212*53ee8cc1Swenshuai.xi     MSVD_YMUX_C0,
213*53ee8cc1Swenshuai.xi     MSVD_YMUX_C1,
214*53ee8cc1Swenshuai.xi 
215*53ee8cc1Swenshuai.xi     MSVD_YMUX_SOG0 = 8,
216*53ee8cc1Swenshuai.xi     MSVD_YMUX_SOG1,
217*53ee8cc1Swenshuai.xi     MSVD_YMUX_SOG2,
218*53ee8cc1Swenshuai.xi 
219*53ee8cc1Swenshuai.xi     MSVD_YMUX_G0 = 11,
220*53ee8cc1Swenshuai.xi     MSVD_YMUX_G1 = 12,
221*53ee8cc1Swenshuai.xi     MSVD_YMUX_G2 = 13,
222*53ee8cc1Swenshuai.xi     MSVD_YMUX_CVBS4 = MSVD_YMUX_Y0,
223*53ee8cc1Swenshuai.xi     MSVD_YMUX_CVBS5 = MSVD_YMUX_Y1,
224*53ee8cc1Swenshuai.xi     MSVD_YMUX_CVBS6 = MSVD_YMUX_C0,
225*53ee8cc1Swenshuai.xi     MSVD_YMUX_CVBS7 = MSVD_YMUX_C1,
226*53ee8cc1Swenshuai.xi     MSVD_YMUX_NONE = 0xF,
227*53ee8cc1Swenshuai.xi 
228*53ee8cc1Swenshuai.xi     MSVD_YMUX_DUMMY,
229*53ee8cc1Swenshuai.xi }MS_VD_YMUX;
230*53ee8cc1Swenshuai.xi 
231*53ee8cc1Swenshuai.xi typedef enum
232*53ee8cc1Swenshuai.xi {
233*53ee8cc1Swenshuai.xi     MSVD_CMUX_CVBS0,
234*53ee8cc1Swenshuai.xi     MSVD_CMUX_CVBS1,
235*53ee8cc1Swenshuai.xi     MSVD_CMUX_CVBS2,
236*53ee8cc1Swenshuai.xi     MSVD_CMUX_CVBS3,
237*53ee8cc1Swenshuai.xi 
238*53ee8cc1Swenshuai.xi     MSVD_CMUX_Y0 = 4,
239*53ee8cc1Swenshuai.xi     MSVD_CMUX_Y1,
240*53ee8cc1Swenshuai.xi     MSVD_CMUX_C0,
241*53ee8cc1Swenshuai.xi     MSVD_CMUX_C1,
242*53ee8cc1Swenshuai.xi 
243*53ee8cc1Swenshuai.xi     MSVD_CMUX_SOG0 = 8,
244*53ee8cc1Swenshuai.xi     MSVD_CMUX_SOG1,
245*53ee8cc1Swenshuai.xi     MSVD_CMUX_SOG2,
246*53ee8cc1Swenshuai.xi 
247*53ee8cc1Swenshuai.xi     MSVD_CMUX_R0 = 11,
248*53ee8cc1Swenshuai.xi     MSVD_CMUX_R1 = 12,
249*53ee8cc1Swenshuai.xi     MSVD_CMUX_R2 = 13,
250*53ee8cc1Swenshuai.xi     MSVD_CMUX_CVBS4 = MSVD_CMUX_Y0,
251*53ee8cc1Swenshuai.xi     MSVD_CMUX_CVBS5 = MSVD_CMUX_C0,
252*53ee8cc1Swenshuai.xi     MSVD_CMUX_CVBS6 = MSVD_CMUX_Y1,
253*53ee8cc1Swenshuai.xi     MSVD_CMUX_CVBS7 = MSVD_CMUX_C1,
254*53ee8cc1Swenshuai.xi     MSVD_CMUX_NONE = 0xF,
255*53ee8cc1Swenshuai.xi 
256*53ee8cc1Swenshuai.xi     MSVD_CMUX_DUMMY,
257*53ee8cc1Swenshuai.xi }MS_VD_CMUX;
258*53ee8cc1Swenshuai.xi 
259*53ee8cc1Swenshuai.xi #endif // ANALOG_REG_H
260