Home
last modified time | relevance | path

Searched refs:syn (Results 1 – 25 of 41) sorted by relevance

12

/rockchip-linux_mpp/mpp/hal/rkenc/h265e/
H A Dhal_h265e_vepu541.c725 vepu541_h265_set_patch_info(MppDev dev, H265eSyntax_new *syn, VepuFmt input_fmt, HalEncTask *task) in vepu541_h265_set_patch_info() argument
727 RK_U32 hor_stride = syn->pp.hor_stride; in vepu541_h265_set_patch_info()
728 RK_U32 ver_stride = syn->pp.ver_stride ? syn->pp.ver_stride : syn->pp.pic_height; in vepu541_h265_set_patch_info()
974 H265eSyntax_new *syn = (H265eSyntax_new *)task->syntax.data; in vepu541_h265_set_rc_regs() local
981 mb_wd64 = (syn->pp.pic_width + 63) / 64; in vepu541_h265_set_rc_regs()
982 mb_h64 = (syn->pp.pic_height + 63) / 64; in vepu541_h265_set_rc_regs()
1132 static void vepu541_h265_set_slice_regs(H265eSyntax_new *syn, H265eV541RegSet *regs) in vepu541_h265_set_slice_regs() argument
1134 …regs->synt_sps.smpl_adpt_ofst_en = syn->pp.sample_adaptive_offset_enabled_flag;//slice->m_sps->… in vepu541_h265_set_slice_regs()
1135 regs->synt_sps.num_st_ref_pic = syn->pp.num_short_term_ref_pic_sets; in vepu541_h265_set_slice_regs()
1136 regs->synt_sps.num_lt_ref_pic = syn->pp.num_long_term_ref_pics_sps; in vepu541_h265_set_slice_regs()
[all …]
H A Dhal_h265e_vepu540c.c610 vepu540c_h265_set_patch_info(MppDev dev, H265eSyntax_new *syn, VepuFmt input_fmt, HalEncTask *task) in vepu540c_h265_set_patch_info() argument
612 RK_U32 hor_stride = syn->pp.hor_stride; in vepu540c_h265_set_patch_info()
613 RK_U32 ver_stride = syn->pp.ver_stride ? syn->pp.ver_stride : syn->pp.pic_height; in vepu540c_h265_set_patch_info()
708 H265eSyntax_new *syn = (H265eSyntax_new *)task->syntax.data; in vepu540c_h265_set_rc_regs() local
716 RK_S32 mb_wd32 = (syn->pp.pic_width + 31) / 32; in vepu540c_h265_set_rc_regs()
717 RK_S32 mb_h32 = (syn->pp.pic_height + 31) / 32; in vepu540c_h265_set_rc_regs()
854 static void vepu540c_h265_set_slice_regs(H265eSyntax_new *syn, hevc_vepu540c_base *regs) in vepu540c_h265_set_slice_regs() argument
856 regs->reg0237_synt_sps.smpl_adpt_ofst_e = syn->pp.sample_adaptive_offset_enabled_flag; in vepu540c_h265_set_slice_regs()
857 regs->reg0237_synt_sps.num_st_ref_pic = syn->pp.num_short_term_ref_pic_sets; in vepu540c_h265_set_slice_regs()
858 regs->reg0237_synt_sps.num_lt_ref_pic = syn->pp.num_long_term_ref_pics_sps; in vepu540c_h265_set_slice_regs()
[all …]
H A Dhal_h265e_vepu580.c191 H265eSyntax_new *syn; member
260 static void vepu580_h265_set_me_ram(H265eSyntax_new *syn, hevc_vepu580_base *regs, in vepu580_h265_set_me_ram() argument
270 if (!syn->pp.tiles_enabled_flag) { in vepu580_h265_set_me_ram()
285 RK_S32 tile_ctu_endx = tile_start_x + syn->pp.column_width_minus1[index]; in vepu580_h265_set_me_ram()
1630 vepu580_h265_set_patch_info(MppDevRegOffCfgs *cfgs, H265eSyntax_new *syn, in vepu580_h265_set_patch_info() argument
1634 RK_U32 hor_stride = syn->pp.hor_stride; in vepu580_h265_set_patch_info()
1635 RK_U32 ver_stride = syn->pp.ver_stride ? syn->pp.ver_stride : syn->pp.pic_height; in vepu580_h265_set_patch_info()
1892 H265eSyntax_new *syn = ctx->syn; in vepu580_h265_set_rc_regs() local
1901 mb_wd64 = (syn->pp.pic_width + 63) / 64; in vepu580_h265_set_rc_regs()
1902 mb_h64 = (syn->pp.pic_height + 63) / 64; in vepu580_h265_set_rc_regs()
[all …]
H A Dhal_h265e_vepu510.c138 H265eSyntax_new *syn; member
1206 vepu510_h265_set_patch_info(H265eSyntax_new *syn, VepuFmt input_fmt, MppDevRegOffCfgs *offsets, Hal… in vepu510_h265_set_patch_info() argument
1208 RK_U32 hor_stride = syn->pp.hor_stride; in vepu510_h265_set_patch_info()
1209 RK_U32 ver_stride = syn->pp.ver_stride ? syn->pp.ver_stride : syn->pp.pic_height; in vepu510_h265_set_patch_info()
1299 H265eSyntax_new *syn = ctx->syn; in vepu510_h265_set_rc_regs() local
1307 RK_S32 mb_wd32 = (syn->pp.pic_width + 31) / 32; in vepu510_h265_set_rc_regs()
1308 RK_S32 mb_h32 = (syn->pp.pic_height + 31) / 32; in vepu510_h265_set_rc_regs()
1500 static void vepu510_h265_set_slice_regs(H265eSyntax_new *syn, H265eVepu510Frame *regs) in vepu510_h265_set_slice_regs() argument
1502 regs->synt_sps.smpl_adpt_ofst_e = syn->pp.sample_adaptive_offset_enabled_flag; in vepu510_h265_set_slice_regs()
1503 regs->synt_sps.num_st_ref_pic = syn->pp.num_short_term_ref_pic_sets; in vepu510_h265_set_slice_regs()
[all …]
H A Dhal_h265e_vepu511.c139 H265eSyntax_new *syn; member
259 H265eSyntax_new *syn = ctx->syn; in vepu511_h265e_dump() local
260 HalBuf *hal_buf = hal_bufs_get_buf(ctx->dpb_bufs, syn->sp.ref_pic.slot_idx); in vepu511_h265e_dump()
279 hal_buf = hal_bufs_get_buf(ctx->dpb_bufs, syn->sp.recon_pic.slot_idx); in vepu511_h265e_dump()
285 …snprintf(name, name_len, "/mnt/sdcard/dump/recn_fbd_%d_frm%d_slot%d.bin", pid, frm_num, syn->sp.r… in vepu511_h265e_dump()
288 …snprintf(name, name_len, "/mnt/sdcard/dump/recn_fbh_%d_frm%d_slot%d.bin", pid, frm_num, syn->sp.r… in vepu511_h265e_dump()
291 …snprintf(name, name_len, "/mnt/sdcard/dump/recn_dsp_%d_frm%d_slot%d.bin", pid, frm_num, syn->sp.r… in vepu511_h265e_dump()
601 vepu511_h265_set_patch_info(H265eSyntax_new *syn, VepuFmt input_fmt, MppDevRegOffCfgs *offsets, Hal… in vepu511_h265_set_patch_info() argument
603 RK_U32 hor_stride = syn->pp.hor_stride; in vepu511_h265_set_patch_info()
604 RK_U32 ver_stride = syn->pp.ver_stride ? syn->pp.ver_stride : syn->pp.pic_height; in vepu511_h265_set_patch_info()
[all …]
/rockchip-linux_mpp/mpp/hal/rkenc/common/
H A Dvepu540c_common.c97 static MPP_RET vepu540c_jpeg_set_patch_info(MppDev dev, JpegeSyntax *syn, in vepu540c_jpeg_set_patch_info() argument
101 RK_U32 hor_stride = syn->hor_stride; in vepu540c_jpeg_set_patch_info()
102 RK_U32 ver_stride = syn->ver_stride ? syn->ver_stride : syn->height; in vepu540c_jpeg_set_patch_info()
160 JpegeSyntax *syn = (JpegeSyntax *)task->syntax.data; in vepu540c_set_jpeg_reg() local
167 pic_width_align8 = (syn->width + 7) & (~7); in vepu540c_set_jpeg_reg()
168 pic_height_align8 = (syn->height + 7) & (~7); in vepu540c_set_jpeg_reg()
174 vepu540c_jpeg_set_patch_info(cfg->dev, syn, (VepuFmt)fmt->format, task); in vepu540c_set_jpeg_reg()
185 regs->reg0273_src_fill.pic_wfill = (syn->width & 0x7) in vepu540c_set_jpeg_reg()
186 ? (8 - (syn->width & 0x7)) : 0; in vepu540c_set_jpeg_reg()
188 regs->reg0273_src_fill.pic_hfill = (syn->height & 0x7) in vepu540c_set_jpeg_reg()
[all …]
/rockchip-linux_mpp/mpp/hal/rkenc/jpege/
H A Dhal_jpege_vepu511.c126 static MPP_RET vepu511_jpeg_set_patch_info(MppDev dev, JpegeSyntax *syn, in vepu511_jpeg_set_patch_info() argument
130 RK_U32 hor_stride = syn->hor_stride; in vepu511_jpeg_set_patch_info()
131 RK_U32 ver_stride = syn->ver_stride ? syn->ver_stride : syn->height; in vepu511_jpeg_set_patch_info()
196 JpegeSyntax *syn = (JpegeSyntax *)task->syntax.data; in vepu511_set_jpeg_reg() local
203 pic_width_align8 = (syn->width + 7) & (~7); in vepu511_set_jpeg_reg()
204 pic_height_align8 = (syn->height + 7) & (~7); in vepu511_set_jpeg_reg()
210 vepu511_jpeg_set_patch_info(cfg->dev, syn, (VepuFmt)fmt->format, task); in vepu511_set_jpeg_reg()
221 regs->src_fill.pic_wfill = (syn->width & 0x7) in vepu511_set_jpeg_reg()
222 ? (8 - (syn->width & 0x7)) : 0; in vepu511_set_jpeg_reg()
224 regs->src_fill.pic_hfill = (syn->height & 0x7) in vepu511_set_jpeg_reg()
[all …]
/rockchip-linux_mpp/mpp/hal/common/h265/
H A Dhal_h265e_stream_amend.c14 H265eSyntax_new *syn = (H265eSyntax_new *)enc_task->syntax.data; in hal_h265e_amend_temporal_id() local
23 if (syn->sp.temporal_id) in hal_h265e_amend_temporal_id()
24 stream_ptr[5] = (stream_ptr[5] & 0xf8) | ((syn->sp.temporal_id + 1) & 0x7); in hal_h265e_amend_temporal_id()
/rockchip-linux_mpp/mpp/hal/rkdec/h265d/
H A Dhal_h265d_vdpu382.c609 static MPP_RET hal_h265d_vdpu382_setup_colmv_buf(void *hal, HalTaskInfo *syn) in hal_h265d_vdpu382_setup_colmv_buf() argument
612 h265d_dxva2_picture_context_t *dxva_cxt = (h265d_dxva2_picture_context_t *)syn->dec.syntax.data; in hal_h265d_vdpu382_setup_colmv_buf()
648 static MPP_RET hal_h265d_vdpu382_gen_regs(void *hal, HalTaskInfo *syn) in hal_h265d_vdpu382_gen_regs() argument
664 (h265d_dxva2_picture_context_t *)syn->dec.syntax.data; in hal_h265d_vdpu382_gen_regs()
669 if (syn->dec.flags.parse_err || in hal_h265d_vdpu382_gen_regs()
670 (syn->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu382_gen_regs()
678 syn->dec.reg_index = i; in hal_h265d_vdpu382_gen_regs()
694 syn->dec.reg_index = 0; in hal_h265d_vdpu382_gen_regs()
704 if (syn->dec.syntax.data == NULL) { in hal_h265d_vdpu382_gen_regs()
722 ret = hal_h265d_vdpu382_setup_colmv_buf(hal, syn); in hal_h265d_vdpu382_gen_regs()
[all …]
H A Dhal_h265d_rkv.c679 static void update_stream_buffer(MppBuffer streambuf, HalTaskInfo *syn) in update_stream_buffer() argument
682 (h265d_dxva2_picture_context_t *)syn->dec.syntax.data; in update_stream_buffer()
727 MPP_RET hal_h265d_rkv_gen_regs(void *hal, HalTaskInfo *syn) in hal_h265d_rkv_gen_regs() argument
742 if (syn->dec.flags.parse_err || in hal_h265d_rkv_gen_regs()
743 (syn->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_rkv_gen_regs()
749 (h265d_dxva2_picture_context_t *)syn->dec.syntax.data; in hal_h265d_rkv_gen_regs()
755 syn->dec.reg_index = i; in hal_h265d_rkv_gen_regs()
770 syn->dec.reg_index = 0; in hal_h265d_rkv_gen_regs()
780 if (syn->dec.syntax.data == NULL) { in hal_h265d_rkv_gen_regs()
787 hal_h265d_v345_output_pps_packet(hal, syn->dec.syntax.data); in hal_h265d_rkv_gen_regs()
[all …]
H A Dhal_h265d_vdpu34x.c838 static MPP_RET hal_h265d_vdpu34x_gen_regs(void *hal, HalTaskInfo *syn) in hal_h265d_vdpu34x_gen_regs() argument
855 (h265d_dxva2_picture_context_t *)syn->dec.syntax.data; in hal_h265d_vdpu34x_gen_regs()
863 if (syn->dec.flags.parse_err || in hal_h265d_vdpu34x_gen_regs()
864 (syn->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu34x_gen_regs()
872 syn->dec.reg_index = i; in hal_h265d_vdpu34x_gen_regs()
888 syn->dec.reg_index = 0; in hal_h265d_vdpu34x_gen_regs()
898 if (syn->dec.syntax.data == NULL) { in hal_h265d_vdpu34x_gen_regs()
988 mpp_buf_slot_get_prop(reg_ctx->packet_slots, syn->dec.input, SLOT_BUFFER, in hal_h265d_vdpu34x_gen_regs()
997 … hal_h265d_slice_hw_rps(syn->dec.syntax.data, rps_ptr, reg_ctx->sw_rps_buf, reg_ctx->fast_mode); in hal_h265d_vdpu34x_gen_regs()
1000 hal_h265d_slice_output_rps(syn->dec.syntax.data, rps_ptr); in hal_h265d_vdpu34x_gen_regs()
[all …]
H A Dhal_h265d_vdpu383.c856 static MPP_RET hal_h265d_vdpu383_gen_regs(void *hal, HalTaskInfo *syn) in hal_h265d_vdpu383_gen_regs() argument
875 if (syn->dec.flags.parse_err || in hal_h265d_vdpu383_gen_regs()
876 (syn->dec.flags.ref_err && !reg_ctx->cfg->base.disable_error)) { in hal_h265d_vdpu383_gen_regs()
881 h265d_dxva2_picture_context_t *dxva_ctx = (h265d_dxva2_picture_context_t *)syn->dec.syntax.data; in hal_h265d_vdpu383_gen_regs()
888 syn->dec.reg_index = i; in hal_h265d_vdpu383_gen_regs()
912 if (syn->dec.syntax.data == NULL) { in hal_h265d_vdpu383_gen_regs()
1054 mpp_buf_slot_get_prop(reg_ctx->packet_slots, syn->dec.input, SLOT_BUFFER, in hal_h265d_vdpu383_gen_regs()
1070 hal_h265d_vdpu383_rps(syn->dec.syntax.data, rps_ptr, reg_ctx->sw_rps_buf, reg_ctx->fast_mode); in hal_h265d_vdpu383_gen_regs()
1106 reg_ctx->error_index[syn->dec.reg_index] = dxva_ctx->pp.CurrPic.Index7Bits; in hal_h265d_vdpu383_gen_regs()
1133 … reg_ctx->error_index[syn->dec.reg_index] = dxva_ctx->pp.RefPicList[i].Index7Bits; in hal_h265d_vdpu383_gen_regs()
[all …]
/rockchip-linux_mpp/mpp/codec/dec/avs/
H A Davsd_parse.h227 AvsdSyntax_t *syn; member
254 MPP_RET avsd_commit_syntaxs(AvsdSyntax_t *syn, HalDecTask *task);
255 MPP_RET avsd_fill_parameters(AvsdCtx_t *p_dec, AvsdSyntax_t *syn);
/rockchip-linux_mpp/mpp/codec/dec/h263/
H A Dh263d_parser.c456 h263d_dxva2_picture_context_t *syn = p->syntax; in mpp_h263_parser_setup_syntax() local
460 h263d_fill_picture_parameters(p, &syn->pp); in mpp_h263_parser_setup_syntax()
463 syn->data[1]->DataSize = p->bit_ctx->buf_len; in mpp_h263_parser_setup_syntax()
464 syn->data[1]->DataOffset = p->hdr_curr.hdr_bits; in mpp_h263_parser_setup_syntax()
465 syn->data[1]->pvPVPState = p->bit_ctx->buf; in mpp_h263_parser_setup_syntax()
468 syntax->data = syn->data; in mpp_h263_parser_setup_syntax()
/rockchip-linux_mpp/mpp/hal/rkdec/avsd/
H A Dhal_avsd_plus.c83 AvsdSyntax_t *p_syn = &p_hal->syn; in set_regs_parameters()
506 AvsdSyntax_t *p_syn = &p_hal->syn; in update_parameters()
541 p_hal->data_offset += p_hal->syn.bitstream_offset; in repeat_other_field()
546 stream_remain = p_hal->syn.bitstream_size - p_hal->data_offset; in repeat_other_field()
549 p_hal->frame_no, p_hal->syn.pp.pictureDistance, p_hal->syn.bitstream_size, in repeat_other_field()
561 p_hal->data_offset = p_hal->syn.bitstream_size - stream_remain - 3; in repeat_other_field()
660 p_hal->data_offset = p_hal->syn.bitstream_offset; in hal_avsd_plus_gen_regs()
785 if (!p_hal->first_field && p_hal->syn.pp.pictureStructure == FIELDPICTURE && in hal_avsd_plus_wait()
/rockchip-linux_mpp/mpp/hal/vpu/jpegd/
H A Dhal_jpegd_vdpu1.c836 MPP_RET hal_jpegd_vdpu1_gen_regs(void *hal, HalTaskInfo *syn) in hal_jpegd_vdpu1_gen_regs() argument
839 if (NULL == hal || NULL == syn) { in hal_jpegd_vdpu1_gen_regs()
846 JpegdSyntax *syntax = (JpegdSyntax *)syn->dec.syntax.data; in hal_jpegd_vdpu1_gen_regs()
850 if (syn->dec.flags.parse_err) in hal_jpegd_vdpu1_gen_regs()
857 if (syn->dec.valid) { in hal_jpegd_vdpu1_gen_regs()
858 jpegd_setup_output_fmt(JpegHalCtx, syntax, syn->dec.output); in hal_jpegd_vdpu1_gen_regs()
865 mpp_buf_slot_get_prop(JpegHalCtx->packet_slots, syn->dec.input, in hal_jpegd_vdpu1_gen_regs()
876 mpp_buf_slot_get_prop(JpegHalCtx->frame_slots, syn->dec.output, in hal_jpegd_vdpu1_gen_regs()
898 syn->dec.valid = 0; in hal_jpegd_vdpu1_gen_regs()
899 syn->dec.flags.parse_err = 1; in hal_jpegd_vdpu1_gen_regs()
H A Dhal_jpegd_vdpu2.c821 MPP_RET hal_jpegd_vdpu2_gen_regs(void *hal, HalTaskInfo *syn) in hal_jpegd_vdpu2_gen_regs() argument
824 if (NULL == hal || NULL == syn) { in hal_jpegd_vdpu2_gen_regs()
831 JpegdSyntax *syntax = (JpegdSyntax *)syn->dec.syntax.data; in hal_jpegd_vdpu2_gen_regs()
835 if (syn->dec.flags.parse_err) in hal_jpegd_vdpu2_gen_regs()
842 if (syn->dec.valid) { in hal_jpegd_vdpu2_gen_regs()
843 ret = jpegd_setup_output_fmt(JpegHalCtx, syntax, syn->dec.output); in hal_jpegd_vdpu2_gen_regs()
850 mpp_buf_slot_get_prop(JpegHalCtx->packet_slots, syn->dec.input, in hal_jpegd_vdpu2_gen_regs()
860 mpp_buf_slot_get_prop(JpegHalCtx->frame_slots, syn->dec.output, in hal_jpegd_vdpu2_gen_regs()
879 syn->dec.valid = 0; in hal_jpegd_vdpu2_gen_regs()
880 syn->dec.flags.parse_err = 1; in hal_jpegd_vdpu2_gen_regs()
H A Dhal_jpegd_rkv.c616 MPP_RET hal_jpegd_rkv_gen_regs(void *hal, HalTaskInfo *syn) in hal_jpegd_rkv_gen_regs() argument
621 JpegdSyntax *s = (JpegdSyntax *)syn->dec.syntax.data; in hal_jpegd_rkv_gen_regs()
626 if (syn->dec.flags.parse_err) in hal_jpegd_rkv_gen_regs()
629 mpp_buf_slot_get_prop(ctx->packet_slots, syn->dec.input, SLOT_BUFFER, & strm_buf); in hal_jpegd_rkv_gen_regs()
630 mpp_buf_slot_get_prop(ctx->frame_slots, syn->dec.output, SLOT_BUFFER, &output_buf); in hal_jpegd_rkv_gen_regs()
646 setup_output_fmt(ctx, s, syn->dec.output); in hal_jpegd_rkv_gen_regs()
657 syn->dec.valid = 1; in hal_jpegd_rkv_gen_regs()
662 syn->dec.flags.parse_err = 1; in hal_jpegd_rkv_gen_regs()
H A Dhal_jpegd_rkv.h23 MPP_RET hal_jpegd_rkv_gen_regs(void *hal, HalTaskInfo *syn);
H A Dhal_jpegd_vdpu2.h23 MPP_RET hal_jpegd_vdpu2_gen_regs(void *hal, HalTaskInfo *syn);
H A Dhal_jpegd_vdpu1.h24 MPP_RET hal_jpegd_vdpu1_gen_regs(void *hal, HalTaskInfo *syn);
/rockchip-linux_mpp/mpp/codec/enc/h265/
H A Dh265e_syntax.c372 H265eSyntax_new *syn = (H265eSyntax_new*)&h->syntax; in h265e_syntax_fill() local
374 fill_picture_parameters(h, &syn->pp); in h265e_syntax_fill()
375 fill_slice_parameters(h, &syn->sp); in h265e_syntax_fill()
376 fill_ref_parameters(h, &syn->sp); in h265e_syntax_fill()
377 syn->dpb = h->dpb; in h265e_syntax_fill()
/rockchip-linux_mpp/mpp/hal/vpu/h263d/
H A Dhal_h263d_vdpu2.h28 MPP_RET hal_vpu2_h263d_gen_regs(void *hal, HalTaskInfo *syn);
H A Dhal_h263d_vdpu1.h28 MPP_RET hal_vpu1_h263d_gen_regs(void *hal, HalTaskInfo *syn);
/rockchip-linux_mpp/mpp/hal/inc/
H A Dhal_jpegd_api.h35 RK_S32 hal_jpegd_gen_regs(void *hal, HalTaskInfo *syn);

12