Home
last modified time | relevance | path

Searched refs:PL011_REG_SIZE (Results 1 – 10 of 10) sorted by relevance

/optee_os/core/arch/arm/plat-rpi5/
H A Dmain.c11 CONSOLE_UART_BASE, PL011_REG_SIZE);
/optee_os/core/include/drivers/
H A Dpl011.h11 #define PL011_REG_SIZE 0x1000 macro
/optee_os/core/arch/arm/plat-poplar/
H A Dmain.c19 register_phys_mem_pgdir(MEM_AREA_IO_NSEC, CONSOLE_UART_BASE, PL011_REG_SIZE);
/optee_os/core/arch/arm/plat-hisilicon/
H A Dmain.c16 register_phys_mem(MEM_AREA_IO_NSEC, CONSOLE_UART_BASE, PL011_REG_SIZE);
/optee_os/core/arch/arm/plat-totalcompute/
H A Dmain.c20 register_phys_mem_pgdir(MEM_AREA_IO_SEC, CONSOLE_UART_BASE, PL011_REG_SIZE);
/optee_os/core/arch/arm/plat-corstone1000/
H A Dmain.c19 register_phys_mem_pgdir(MEM_AREA_IO_SEC, CONSOLE_UART_BASE, PL011_REG_SIZE);
/optee_os/core/arch/arm/plat-automotive_rd/
H A Dmain.c20 register_phys_mem_pgdir(MEM_AREA_IO_SEC, CONSOLE_UART_BASE, PL011_REG_SIZE);
/optee_os/core/drivers/
H A Dpl011.c85 return io_pa_or_va(&pd->base, PL011_REG_SIZE); in chip_to_base()
164 base = io_pa_or_va(&pd->base, PL011_REG_SIZE); in pl011_init()
/optee_os/core/arch/arm/plat-hikey/
H A Dmain.c25 register_phys_mem_pgdir(MEM_AREA_IO_NSEC, CONSOLE_UART_BASE, PL011_REG_SIZE);
/optee_os/core/arch/arm/plat-vexpress/
H A Dmain.c36 register_phys_mem_pgdir(MEM_AREA_IO_SEC, CONSOLE_UART_BASE, PL011_REG_SIZE);