| /OK3568_Linux_fs/kernel/arch/arc/mm/ |
| H A D | cache.c | 281 write_aux_reg(aux_cmd, paddr); in __cache_line_loop_v2() 327 write_aux_reg(aux_tag, paddr); in __cache_line_loop_v3() 337 write_aux_reg(ARC_REG_IC_PTAG_HI, (u64)paddr >> 32); in __cache_line_loop_v3() 341 write_aux_reg(aux_tag, paddr); in __cache_line_loop_v3() 345 write_aux_reg(aux_cmd, vaddr); in __cache_line_loop_v3() 403 write_aux_reg(ARC_REG_IC_PTAG_HI, (u64)paddr >> 32); in __cache_line_loop_v4() 405 write_aux_reg(ARC_REG_DC_PTAG_HI, (u64)paddr >> 32); in __cache_line_loop_v4() 409 write_aux_reg(aux_cmd, paddr); in __cache_line_loop_v4() 449 write_aux_reg(ARC_REG_IC_PTAG_HI, (u64)paddr >> 32); in __cache_line_loop_v4() 451 write_aux_reg(ARC_REG_DC_PTAG_HI, (u64)paddr >> 32); in __cache_line_loop_v4() [all …]
|
| H A D | tlb.c | 112 write_aux_reg(ARC_REG_TLBPD1, 0); in __tlb_entry_erase() 115 write_aux_reg(ARC_REG_TLBPD1HI, 0); in __tlb_entry_erase() 117 write_aux_reg(ARC_REG_TLBPD0, 0); in __tlb_entry_erase() 118 write_aux_reg(ARC_REG_TLBCOMMAND, TLBWrite); in __tlb_entry_erase() 140 write_aux_reg(ARC_REG_TLBINDEX, 0xa); in utlb_invalidate() 143 write_aux_reg(ARC_REG_TLBCOMMAND, TLBIVUTLB); in utlb_invalidate() 154 write_aux_reg(ARC_REG_TLBPD0, vaddr_n_asid); in tlb_entry_lkup() 156 write_aux_reg(ARC_REG_TLBCOMMAND, TLBProbe); in tlb_entry_lkup() 196 write_aux_reg(ARC_REG_TLBCOMMAND, TLBGetIndex); in tlb_entry_insert() 199 write_aux_reg(ARC_REG_TLBPD1, pd1); in tlb_entry_insert() [all …]
|
| /OK3568_Linux_fs/u-boot/arch/arc/lib/ |
| H A D | cache.c | 55 write_aux_reg(ARC_AUX_SLC_CTRL, reg & ~DC_CTRL_INV_MODE_FLUSH); in __before_slc_op() 76 write_aux_reg(ARC_AUX_SLC_CTRL, reg | DC_CTRL_INV_MODE_FLUSH); in __after_slc_op() 95 write_aux_reg(aux_cmd, paddr); in __slc_line_loop() 110 write_aux_reg(aux, 0x1); in __slc_entire_op() 234 write_aux_reg(ARC_AUX_IO_COH_AP0_SIZE, in cache_init() 242 write_aux_reg(ARC_AUX_IO_COH_AP0_BASE, ap_base >> 12); in cache_init() 243 write_aux_reg(ARC_AUX_IO_COH_PARTIAL, 1); in cache_init() 244 write_aux_reg(ARC_AUX_IO_COH_ENABLE, 1); in cache_init() 264 write_aux_reg(ARC_AUX_IC_CTRL, read_aux_reg(ARC_AUX_IC_CTRL) & in icache_enable() 271 write_aux_reg(ARC_AUX_IC_CTRL, read_aux_reg(ARC_AUX_IC_CTRL) | in icache_disable() [all …]
|
| /OK3568_Linux_fs/kernel/arch/arc/kernel/ |
| H A D | intc-arcv2.c | 80 write_aux_reg(AUX_IRQ_SELECT, i); in arc_init_IRQ() 81 write_aux_reg(AUX_IRQ_PRIORITY, ARCV2_IRQ_DEF_PRIO); in arc_init_IRQ() 89 write_aux_reg(AUX_IRQ_ENABLE, 0); in arc_init_IRQ() 101 write_aux_reg(AUX_IRQ_SELECT, data->hwirq); in arcv2_irq_mask() 102 write_aux_reg(AUX_IRQ_ENABLE, 0); in arcv2_irq_mask() 107 write_aux_reg(AUX_IRQ_SELECT, data->hwirq); in arcv2_irq_unmask() 108 write_aux_reg(AUX_IRQ_ENABLE, 1); in arcv2_irq_unmask() 114 write_aux_reg(AUX_IRQ_SELECT, data->hwirq); in arcv2_irq_enable() 115 write_aux_reg(AUX_IRQ_PRIORITY, ARCV2_IRQ_DEF_PRIO); in arcv2_irq_enable() 122 write_aux_reg(AUX_IRQ_ENABLE, 1); in arcv2_irq_enable()
|
| H A D | perf_event.c | 109 write_aux_reg(ARC_REG_PCT_INDEX, idx); in arc_pmu_read_counter() 111 write_aux_reg(ARC_REG_PCT_CONTROL, tmp | ARC_REG_PCT_CONTROL_SN); in arc_pmu_read_counter() 232 write_aux_reg(ARC_REG_PCT_CONTROL, (tmp & 0xffff0000) | 0x1); in arc_pmu_enable() 240 write_aux_reg(ARC_REG_PCT_CONTROL, (tmp & 0xffff0000) | 0x0); in arc_pmu_disable() 273 write_aux_reg(ARC_REG_PCT_INDEX, idx); in arc_pmu_event_set_period() 276 write_aux_reg(ARC_REG_PCT_COUNTL, lower_32_bits(value)); in arc_pmu_event_set_period() 277 write_aux_reg(ARC_REG_PCT_COUNTH, upper_32_bits(value)); in arc_pmu_event_set_period() 306 write_aux_reg(ARC_REG_PCT_INT_CTRL, in arc_pmu_start() 310 write_aux_reg(ARC_REG_PCT_INDEX, idx); /* counter # */ in arc_pmu_start() 311 write_aux_reg(ARC_REG_PCT_CONFIG, hwc->config); /* condition */ in arc_pmu_start() [all …]
|
| H A D | fpu.c | 63 write_aux_reg(ARC_REG_FPU_CTRL, 0x100); in fpu_init_task() 66 write_aux_reg(ARC_REG_FPU_STATUS, fwe); in fpu_init_task() 78 write_aux_reg(ARC_REG_FPU_CTRL, restore->ctrl); in fpu_save_restore() 79 write_aux_reg(ARC_REG_FPU_STATUS, (fwe | restore->status)); in fpu_save_restore()
|
| H A D | intc-compact.c | 35 write_aux_reg(AUX_IRQ_LEV, level_mask); in arc_init_IRQ() 49 write_aux_reg(AUX_IENABLE, ienb); in arc_init_IRQ() 70 write_aux_reg(AUX_IENABLE, ienb); in arc_irq_mask() 79 write_aux_reg(AUX_IENABLE, ienb); in arc_irq_unmask()
|
| /OK3568_Linux_fs/u-boot/drivers/timer/ |
| H A D | arc_timer.c | 76 write_aux_reg(ARC_AUX_TIMER0_CTRL, NH_MODE); in arc_timer_probe() 78 write_aux_reg(ARC_AUX_TIMER0_LIMIT, 0xffffffff); in arc_timer_probe() 80 write_aux_reg(ARC_AUX_TIMER0_CNT, 0); in arc_timer_probe() 84 write_aux_reg(ARC_AUX_TIMER1_CTRL, NH_MODE); in arc_timer_probe() 86 write_aux_reg(ARC_AUX_TIMER1_LIMIT, 0xffffffff); in arc_timer_probe() 88 write_aux_reg(ARC_AUX_TIMER1_CNT, 0); in arc_timer_probe()
|
| /OK3568_Linux_fs/kernel/drivers/clocksource/ |
| H A D | arc_timer.c | 182 write_aux_reg(AUX_RTC_CTRL, 1); in arc_cs_setup_rtc() 226 write_aux_reg(ARC_REG_TIMER1_LIMIT, ARC_TIMERN_MAX); in arc_cs_setup_timer1() 227 write_aux_reg(ARC_REG_TIMER1_CNT, 0); in arc_cs_setup_timer1() 228 write_aux_reg(ARC_REG_TIMER1_CTRL, TIMER_CTRL_NH); in arc_cs_setup_timer1() 245 write_aux_reg(ARC_REG_TIMER0_LIMIT, cycles); in arc_timer_event_setup() 246 write_aux_reg(ARC_REG_TIMER0_CNT, 0); /* start from 0 */ in arc_timer_event_setup() 248 write_aux_reg(ARC_REG_TIMER0_CTRL, TIMER_CTRL_IE | TIMER_CTRL_NH); in arc_timer_event_setup() 297 write_aux_reg(ARC_REG_TIMER0_CTRL, irq_reenable | TIMER_CTRL_NH); in timer_irq_handler()
|
| H A D | timer-nps.c | 149 write_aux_reg(NPS_REG_TIMER0_TSI, enabled_threads); in nps_clkevent_rm_thread() 153 write_aux_reg(NPS_REG_TIMER0_CTRL, TIMER0_CTRL_NH); in nps_clkevent_rm_thread() 155 write_aux_reg(NPS_REG_TIMER0_CTRL, in nps_clkevent_rm_thread() 172 write_aux_reg(NPS_REG_TIMER0_TSI, enabled_threads); in nps_clkevent_add_thread() 175 write_aux_reg(NPS_REG_TIMER0_LIMIT, delta); in nps_clkevent_add_thread() 176 write_aux_reg(NPS_REG_TIMER0_CNT, 0); in nps_clkevent_add_thread() 177 write_aux_reg(NPS_REG_TIMER0_CTRL, in nps_clkevent_add_thread()
|
| /OK3568_Linux_fs/kernel/drivers/irqchip/ |
| H A D | irq-eznps.c | 63 write_aux_reg(AUX_IENABLE, ienb); in nps400_irq_mask() 73 write_aux_reg(AUX_IENABLE, ienb); in nps400_irq_unmask() 80 write_aux_reg(CTOP_AUX_IACK, 1 << irq); in nps400_irq_eoi_global() 92 write_aux_reg(CTOP_AUX_IACK, 1 << irq); in nps400_irq_ack()
|
| /OK3568_Linux_fs/kernel/include/soc/arc/ |
| H A D | aux.h | 14 #define write_aux_reg(r, v) __builtin_arc_sr((unsigned int)(v), r) macro 27 static inline void write_aux_reg(u32 r, u32 v) in write_aux_reg() function 51 write_aux_reg(reg, tmp); \
|
| H A D | mcip.h | 119 write_aux_reg(ARC_REG_MCIP_WDATA, data); in __mcip_cmd_data()
|
| /OK3568_Linux_fs/kernel/arch/arc/include/asm/ |
| H A D | irqflags-arcv2.h | 83 write_aux_reg(AUX_IRQ_ACT, irqact & ~0xffff); in arch_local_irq_enable() 134 write_aux_reg(AUX_IRQ_HINT, irq); in arc_softirq_trigger() 139 write_aux_reg(AUX_IRQ_HINT, 0); in arc_softirq_clear()
|
| H A D | mmu_context.h | 96 write_aux_reg(ARC_REG_PID, hw_pid(mm, cpu) | MMU_ENABLE); in get_new_mmu_context() 149 write_aux_reg(ARC_REG_SCRATCH_DATA0, next->pgd); in switch_mm()
|
| /OK3568_Linux_fs/u-boot/arch/arc/include/asm/ |
| H A D | arcregs.h | 73 #define write_aux_reg(reg_immed, val) \ macro
|
| /OK3568_Linux_fs/kernel/include/soc/nps/ |
| H A D | common.h | 68 #define write_aux_reg(r, v) macro
|