Home
last modified time | relevance | path

Searched refs:output_rate (Results 1 – 12 of 12) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/clk/tegra/
H A Dclk-divider.c66 unsigned long output_rate = *prate; in clk_frac_div_round_rate() local
69 return output_rate; in clk_frac_div_round_rate()
71 div = get_div(divider, rate, output_rate); in clk_frac_div_round_rate()
77 return DIV_ROUND_UP(output_rate * mul, div + mul); in clk_frac_div_round_rate()
H A Dclk-sdmmc-mux.c112 unsigned long output_rate = req->best_parent_rate; in clk_sdmmc_mux_determine_rate() local
118 return output_rate; in clk_sdmmc_mux_determine_rate()
120 div = div_frac_get(req->rate, output_rate, 8, 1, sdmmc_mux->div_flags); in clk_sdmmc_mux_determine_rate()
125 req->rate = DIV_ROUND_UP(output_rate * SDMMC_MUL, in clk_sdmmc_mux_determine_rate()
128 req->rate = output_rate * SDMMC_MUL / (div + SDMMC_MUL); in clk_sdmmc_mux_determine_rate()
H A Dclk-pll.c528 sel->output_rate == rate) in _get_table_rate()
543 cfg->output_rate = sel->output_rate; in _get_table_rate()
587 for (cfg->output_rate = rate; cfg->output_rate < 200 * cfreq; in _calc_rate()
588 cfg->output_rate <<= 1) in _calc_rate()
592 cfg->n = cfg->output_rate / cfreq; in _calc_rate()
597 cfg->output_rate > pll->params->vco_max) { in _calc_rate()
601 cfg->output_rate = cfg->n * DIV_ROUND_UP(parent_rate, cfg->m); in _calc_rate()
602 cfg->output_rate >>= p_div; in _calc_rate()
857 return cfg.output_rate; in clk_pll_round_rate()
1230 cfg->output_rate = rate * p; in _calc_dynamic_ramp_rate()
[all …]
H A Dclk-tegra210.c1463 cfg->output_rate = input_rate; in tegra210_pll_fixed_mdiv_cfg()
1474 cfg->output_rate *= sdin_get_n_eff(cfg); in tegra210_pll_fixed_mdiv_cfg()
1475 cfg->output_rate /= p * cfg->m * PLL_SDM_COEFF; in tegra210_pll_fixed_mdiv_cfg()
1477 cfg->output_rate *= cfg->n; in tegra210_pll_fixed_mdiv_cfg()
1478 cfg->output_rate /= p * cfg->m; in tegra210_pll_fixed_mdiv_cfg()
H A Dclk.h166 unsigned long output_rate; member
/OK3568_Linux_fs/u-boot/arch/arm/include/asm/arch-rockchip/
H A Dclock.h193 static inline u32 clk_get_divisor(ulong input_rate, uint output_rate) in clk_get_divisor() argument
197 clk_div = input_rate / output_rate; in clk_get_divisor()
/OK3568_Linux_fs/u-boot/drivers/clk/rockchip/
H A Dclk_rk3066.c90 #define RATE_TO_DIV(input_rate, output_rate) \ argument
91 ((input_rate) / (output_rate) - 1);
H A Dclk_rk3036.c44 #define RATE_TO_DIV(input_rate, output_rate) \ argument
45 ((input_rate) / (output_rate) - 1);
H A Dclk_rk3328.c23 #define RATE_TO_DIV(input_rate, output_rate) \ argument
24 ((input_rate) / (output_rate) - 1);
H A Dclk_rk3399.c44 #define RATE_TO_DIV(input_rate, output_rate) \ argument
45 ((input_rate) / (output_rate) - 1);
/OK3568_Linux_fs/kernel/sound/pci/ctxfi/
H A Dctatc.c195 atc_get_pitch(unsigned int input_rate, unsigned int output_rate) in atc_get_pitch() argument
201 pitch = (input_rate / output_rate) << 24; in atc_get_pitch()
202 input_rate %= output_rate; in atc_get_pitch()
204 output_rate /= 100; in atc_get_pitch()
210 input_rate /= output_rate; in atc_get_pitch()
/OK3568_Linux_fs/kernel/sound/soc/stm/
H A Dstm32_sai_sub.c316 unsigned long output_rate) in stm32_sai_get_clk_div() argument
321 div = DIV_ROUND_CLOSEST(input_rate, output_rate); in stm32_sai_get_clk_div()
331 output_rate, input_rate / div); in stm32_sai_get_clk_div()