Home
last modified time | relevance | path

Searched refs:mask1 (Results 1 – 25 of 77) sorted by relevance

1234

/OK3568_Linux_fs/kernel/sound/pci/ice1712/
H A Dwm8776.c139 .mask1 = WM8776_DACVOL_MASK,
149 .mask1 = WM8776_DAC_PL_LL,
157 .mask1 = WM8776_DAC_DZCEN,
165 .mask1 = WM8776_HPVOL_MASK,
175 .mask1 = WM8776_PWR_HPPD,
183 .mask1 = WM8776_VOL_HPZCEN,
191 .mask1 = WM8776_OUTMUX_AUX,
197 .mask1 = WM8776_OUTMUX_BYPASS,
203 .mask1 = WM8776_DAC_IZD,
210 .mask1 = WM8776_PHASE_INVERTL,
[all …]
H A Dwm8766.c36 .mask1 = WM8766_VOL_MASK,
47 .mask1 = WM8766_VOL_MASK,
58 .mask1 = WM8766_VOL_MASK,
67 .mask1 = WM8766_DAC2_MUTE1,
74 .mask1 = WM8766_DAC2_MUTE2,
81 .mask1 = WM8766_DAC2_MUTE3,
88 .mask1 = WM8766_PHASE_INVERT1,
94 .mask1 = WM8766_PHASE_INVERT2,
100 .mask1 = WM8766_PHASE_INVERT3,
106 .mask1 = WM8766_DAC2_DEEMP1,
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/
H A Ddc_helper.c127 uint8_t shift1, uint32_t mask1, uint32_t field_value1, in set_reg_field_values() argument
135 field_value1, mask1, shift1); in set_reg_field_values()
244 uint8_t shift1, uint32_t mask1, uint32_t field_value1, in generic_reg_update_ex() argument
253 set_reg_field_values(&field_value_mask, addr, n, shift1, mask1, in generic_reg_update_ex()
272 uint8_t shift1, uint32_t mask1, uint32_t field_value1, in generic_reg_set_ex() argument
280 set_reg_field_values(&field_value_mask, addr, n, shift1, mask1, in generic_reg_set_ex()
334 uint8_t shift1, uint32_t mask1, uint32_t *field_value1, in generic_reg_get2() argument
338 *field_value1 = get_reg_field_value_ex(reg_val, mask1, shift1); in generic_reg_get2()
344 uint8_t shift1, uint32_t mask1, uint32_t *field_value1, in generic_reg_get3() argument
349 *field_value1 = get_reg_field_value_ex(reg_val, mask1, shift1); in generic_reg_get3()
[all …]
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dmub/src/
H A Ddmub_reg.c45 uint32_t mask1, uint32_t field_value1, in set_reg_field_values() argument
52 set_reg_field_value_masks(field_value_mask, field_value1, mask1, in set_reg_field_values()
73 uint32_t mask1, uint32_t field_value1, ...) in dmub_reg_update() argument
80 set_reg_field_values(&field_value_mask, addr, n, shift1, mask1, in dmub_reg_update()
90 uint8_t shift1, uint32_t mask1, uint32_t field_value1, ...) in dmub_reg_set() argument
96 set_reg_field_values(&field_value_mask, addr, n, shift1, mask1, in dmub_reg_set()
/OK3568_Linux_fs/kernel/fs/orangefs/
H A Dorangefs-debugfs.c63 __u64 mask1; member
474 c_mask.mask1, in orangefs_debug_write()
561 (unsigned long long *)&(cdm_array[i].mask1), in orangefs_prepare_cdm_array()
772 if ((mask->mask1 & cdm_array[index].mask1) || in do_c_string()
816 if ((c_mask->mask1 == cdm_array[client_all_index].mask1) && in check_amalgam_keyword()
823 if ((c_mask->mask1 == cdm_array[client_verbose_index].mask1) && in check_amalgam_keyword()
892 (**sane_mask).mask1 = (**sane_mask).mask1 | cdm_array[i].mask1; in do_c_mask()
917 client_debug_mask.mask1 = mask2_info.mask1_value; in orangefs_debugfs_new_client_mask()
923 (unsigned long long)client_debug_mask.mask1, in orangefs_debugfs_new_client_mask()
/OK3568_Linux_fs/u-boot/arch/arm/mach-mvebu/
H A Defuse.c70 struct efuse_val *new_val, u32 mask0, u32 mask1) in do_prog_efuse() argument
82 val.dwords.d[1] |= (new_val->dwords.d[1] & mask1); in do_prog_efuse()
95 static int prog_efuse(int nr, struct efuse_val *new_val, u32 mask0, u32 mask1) in prog_efuse() argument
119 if (!new_val->dwords.d[0] && !new_val->dwords.d[1] && (mask0 | mask1)) in prog_efuse()
124 res = do_prog_efuse(efuse, new_val, mask0, mask1); in prog_efuse()
/OK3568_Linux_fs/kernel/arch/alpha/kernel/
H A Dsys_rawhide.c102 unsigned int mask, mask1, hose; in rawhide_mask_and_ack_irq() local
111 mask1 = 1 << irq; in rawhide_mask_and_ack_irq()
112 mask = ~mask1 | hose_irq_masks[hose]; in rawhide_mask_and_ack_irq()
121 *(vuip)MCPCIA_INT_REQ(MCPCIA_HOSE2MID(hose)) = mask1; in rawhide_mask_and_ack_irq()
H A Dsys_titan.c69 unsigned long mask0, mask1, mask2, mask3, dummy; in titan_update_irq_hw() local
74 mask1 = mask & titan_cpu_irq_affinity[1]; in titan_update_irq_hw()
79 else if (bcpu == 1) mask1 |= isa_enable; in titan_update_irq_hw()
93 *dim1 = mask1; in titan_update_irq_hw()
/OK3568_Linux_fs/kernel/drivers/soc/fsl/qe/
H A Dgpio.c248 u32 mask1 = 1 << (QE_PIO_PINS - (pin + 1)); in qe_pin_set_dedicated() local
267 if (sregs->cpdata & mask1) in qe_pin_set_dedicated()
268 qe_gc->cpdata |= mask1; in qe_pin_set_dedicated()
270 qe_gc->cpdata &= ~mask1; in qe_pin_set_dedicated()
273 qe_clrsetbits_be32(&regs->cpodr, mask1, sregs->cpodr & mask1); in qe_pin_set_dedicated()
/OK3568_Linux_fs/kernel/arch/mips/sgi-ip27/
H A Dip27-nmi.c134 u64 mask0, mask1, pend0, pend1; in nmi_dump_hub_irq() local
138 mask1 = REMOTE_HUB_L(nasid, PI_INT_MASK1_A); in nmi_dump_hub_irq()
141 mask1 = REMOTE_HUB_L(nasid, PI_INT_MASK1_B); in nmi_dump_hub_irq()
147 pr_emerg("PI_INT_MASK0: %16llx PI_INT_MASK1: %16llx\n", mask0, mask1); in nmi_dump_hub_irq()
/OK3568_Linux_fs/kernel/drivers/pcmcia/
H A Dtcic.c241 u_int mask1; in irq_scan() local
252 mask1 = 0; in irq_scan()
256 mask1 |= (1 << i); in irq_scan()
258 if ((mask1 & (1 << i)) && (try_irq(i) != 0)) { in irq_scan()
259 mask1 ^= (1 << i); in irq_scan()
263 if (mask1) { in irq_scan()
270 mask1 |= (1 << i); in irq_scan()
278 if (mask1 & (1<<i)) in irq_scan()
279 printk("%s%d", ((mask1 & ((1<<i)-1)) ? "," : ""), i); in irq_scan()
282 return mask1; in irq_scan()
H A Di82365.c519 u_int mask1 = 0; in isa_scan() local
533 mask1 |= (1 << i); in isa_scan()
535 if ((mask1 & (1 << i)) && (test_irq(sock, i) != 0)) in isa_scan()
536 mask1 ^= (1 << i); in isa_scan()
540 if (mask1) { in isa_scan()
546 mask1 |= (1 << i); in isa_scan()
554 if (mask1 & (1<<i)) in isa_scan()
555 printk("%s%d", ((mask1 & ((1<<i)-1)) ? "," : ""), i); in isa_scan()
556 if (mask1 == 0) printk("none!"); in isa_scan()
558 return mask1; in isa_scan()
/OK3568_Linux_fs/kernel/drivers/irqchip/
H A Dirq-sirfsoc.c92 u32 mask1; member
104 sirfsoc_irq_st.mask1 = readl_relaxed(base + SIRFSOC_INT_RISC_MASK1); in sirfsoc_irq_suspend()
116 writel_relaxed(sirfsoc_irq_st.mask1, base + SIRFSOC_INT_RISC_MASK1); in sirfsoc_irq_resume()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/irq/dce120/
H A Dirq_service_dce120.c105 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
108 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
110 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
111 ~block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK \
/OK3568_Linux_fs/kernel/arch/parisc/kernel/
H A Dsys_parisc32.c28 compat_uint_t mask0, compat_uint_t mask1, compat_int_t dfd, in sys32_fanotify_mark() argument
32 ((__u64)mask1 << 32) | mask0, in sys32_fanotify_mark()
/OK3568_Linux_fs/kernel/drivers/net/hamradio/
H A Dhdlcdrv.c158 unsigned int mask1, mask2, mask3, mask4, mask5, mask6, word; in hdlcdrv_receiver() local
176 for(i = 15, mask1 = 0x1fc00, mask2 = 0x1fe00, mask3 = 0x0fc00, in hdlcdrv_receiver()
179 i--, mask1 <<= 1, mask2 <<= 1, mask3 <<= 1, mask4 <<= 1, in hdlcdrv_receiver()
181 if ((s->hdlcrx.bitstream & mask1) == mask1) in hdlcdrv_receiver()
254 unsigned int mask1, mask2, mask3; in hdlcdrv_transmitter() local
329 mask1 = 0x1f000; in hdlcdrv_transmitter()
333 for(i = 0; i < 8; i++, mask1 <<= 1, mask2 <<= 1, in hdlcdrv_transmitter()
335 if ((s->hdlctx.bitstream & mask1) != mask1) in hdlcdrv_transmitter()
/OK3568_Linux_fs/kernel/drivers/media/test-drivers/vidtv/
H A Dvidtv_pes.c88 u64 mask1; in vidtv_pes_write_pts_dts() local
95 mask1 = GENMASK_ULL(32, 30); in vidtv_pes_write_pts_dts()
101 pts_dts.pts1 = (0x3 << 4) | ((args->pts & mask1) >> 29) | 0x1; in vidtv_pes_write_pts_dts()
105 pts_dts.dts1 = (0x1 << 4) | ((args->dts & mask1) >> 29) | 0x1; in vidtv_pes_write_pts_dts()
113 pts.pts1 = (0x1 << 5) | ((args->pts & mask1) >> 29) | 0x1; in vidtv_pes_write_pts_dts()
/OK3568_Linux_fs/kernel/include/linux/
H A Dcpumask.h208 #define for_each_cpu_and(cpu, mask1, mask2) \ argument
209 for ((cpu) = 0; (cpu) < 1; (cpu)++, (void)mask1, (void)mask2)
311 #define for_each_cpu_and(cpu, mask1, mask2) \ argument
313 (cpu) = cpumask_next_and((cpu), (mask1), (mask2)), \
627 #define cpumask_any_and(mask1, mask2) cpumask_first_and((mask1), (mask2)) argument
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/irq/dcn30/
H A Dirq_service_dcn30.c195 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
198 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
200 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
201 ~block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK \
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/irq/dcn21/
H A Dirq_service_dcn21.c189 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
192 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
194 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
195 ~block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK \
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/irq/dcn10/
H A Dirq_service_dcn10.c186 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
189 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
191 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
192 ~block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK \
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/irq/dcn20/
H A Dirq_service_dcn20.c188 #define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\ argument
191 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
193 block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\
194 ~block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK \
/OK3568_Linux_fs/external/rknpu2/examples/3rdparty/opencv/opencv-linux-aarch64/include/opencv2/stitching/detail/
H A Dseam_finders.hpp179 const Mat &image1, const Mat &image2, Point tl1, Point tl2, Mat &mask1, Mat &mask2);
186 const Mat &image1, const Mat &image2, Point tl1, Point tl2, Mat &mask1, Mat &mask2);
268 …void setGraphWeightsColor(const cv::Mat &img1, const cv::Mat &img2, const cv::Mat &mask1, const cv…
271 … const cv::Mat &dy1, const cv::Mat &dy2, const cv::Mat &mask1, const cv::Mat &mask2,
/OK3568_Linux_fs/u-boot/arch/arm/mach-socfpga/
H A Dreset_manager_arria10.c232 u32 mask1 = 0; in socfpga_reset_assert_fpga_connected_peripherals() local
239 mask1 |= per1fpgamasks[i]; in socfpga_reset_assert_fpga_connected_peripherals()
245 setbits_le32(&reset_manager_base->per1modrst, mask1); in socfpga_reset_assert_fpga_connected_peripherals()
/OK3568_Linux_fs/kernel/drivers/gpu/drm/amd/display/dc/inc/
H A Dreg_helper.h395 uint8_t shift1, uint32_t mask1, uint32_t *field_value1,
399 uint8_t shift1, uint32_t mask1, uint32_t *field_value1,
404 uint8_t shift1, uint32_t mask1, uint32_t *field_value1,
410 uint8_t shift1, uint32_t mask1, uint32_t *field_value1,
417 uint8_t shift1, uint32_t mask1, uint32_t *field_value1,
425 uint8_t shift1, uint32_t mask1, uint32_t *field_value1,
434 uint8_t shift1, uint32_t mask1, uint32_t *field_value1,
492 uint8_t shift1, uint32_t mask1, uint32_t *field_value1,
498 uint8_t shift1, uint32_t mask1, uint32_t field_value1,

1234