Home
last modified time | relevance | path

Searched refs:cr4regs_t (Results 1 – 12 of 12) sorted by relevance

/OK3568_Linux_fs/external/rkwifibt/drivers/infineon/include/
H A Dsbhndarm.h110 } cr4regs_t; typedef
111 #define ARM_CR4_REG(regs, reg) (&((cr4regs_t *)regs)->reg)
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/infineon/bcmdhd/include/
H A Dsbhndarm.h110 } cr4regs_t; typedef
111 #define ARM_CR4_REG(regs, reg) (&((cr4regs_t *)regs)->reg)
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/cywdhd/bcmdhd/include/
H A Dsbhndarm.h110 } cr4regs_t; typedef
111 #define ARM_CR4_REG(regs, reg) (&((cr4regs_t *)regs)->reg)
/OK3568_Linux_fs/external/rkwifibt/drivers/bcmdhd/include/
H A Dsbhndarm.h376 } cr4regs_t; typedef
377 #define ARM_CR4_REG(regs, reg) (&((cr4regs_t *)regs)->reg)
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd/include/
H A Dsbhndarm.h376 } cr4regs_t; typedef
377 #define ARM_CR4_REG(regs, reg) (&((cr4regs_t *)regs)->reg)
/OK3568_Linux_fs/external/rkwifibt/drivers/infineon/
H A Ddhd_pcie.c12468 cr4regs_t *cr4regs; in dhd_pcie_dump_wrapper_regs()
12490 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corecontrol), val)); in dhd_pcie_dump_wrapper_regs()
12493 (uint)OFFSETOF(cr4regs_t, corecapabilities), val)); in dhd_pcie_dump_wrapper_regs()
12495 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corestatus), val)); in dhd_pcie_dump_wrapper_regs()
12497 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmiisrst), val)); in dhd_pcie_dump_wrapper_regs()
12499 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmimask), val)); in dhd_pcie_dump_wrapper_regs()
12501 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, isrmask), val)); in dhd_pcie_dump_wrapper_regs()
12503 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, swintreg), val)); in dhd_pcie_dump_wrapper_regs()
12505 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, intstatus), val)); in dhd_pcie_dump_wrapper_regs()
12507 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, cyclecnt), val)); in dhd_pcie_dump_wrapper_regs()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/cywdhd/bcmdhd/
H A Ddhd_pcie.c12459 cr4regs_t *cr4regs; in dhd_pcie_dump_wrapper_regs()
12481 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corecontrol), val)); in dhd_pcie_dump_wrapper_regs()
12484 (uint)OFFSETOF(cr4regs_t, corecapabilities), val)); in dhd_pcie_dump_wrapper_regs()
12486 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corestatus), val)); in dhd_pcie_dump_wrapper_regs()
12488 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmiisrst), val)); in dhd_pcie_dump_wrapper_regs()
12490 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmimask), val)); in dhd_pcie_dump_wrapper_regs()
12492 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, isrmask), val)); in dhd_pcie_dump_wrapper_regs()
12494 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, swintreg), val)); in dhd_pcie_dump_wrapper_regs()
12496 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, intstatus), val)); in dhd_pcie_dump_wrapper_regs()
12498 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, cyclecnt), val)); in dhd_pcie_dump_wrapper_regs()
[all …]
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/infineon/bcmdhd/
H A Ddhd_pcie.c12459 cr4regs_t *cr4regs; in dhd_pcie_dump_wrapper_regs()
12481 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corecontrol), val)); in dhd_pcie_dump_wrapper_regs()
12484 (uint)OFFSETOF(cr4regs_t, corecapabilities), val)); in dhd_pcie_dump_wrapper_regs()
12486 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corestatus), val)); in dhd_pcie_dump_wrapper_regs()
12488 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmiisrst), val)); in dhd_pcie_dump_wrapper_regs()
12490 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmimask), val)); in dhd_pcie_dump_wrapper_regs()
12492 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, isrmask), val)); in dhd_pcie_dump_wrapper_regs()
12494 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, swintreg), val)); in dhd_pcie_dump_wrapper_regs()
12496 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, intstatus), val)); in dhd_pcie_dump_wrapper_regs()
12498 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, cyclecnt), val)); in dhd_pcie_dump_wrapper_regs()
[all …]
/OK3568_Linux_fs/external/rkwifibt/drivers/bcmdhd/
H A Ddhd_pcie.c17177 cr4regs_t *cr4regs; in dhd_pcie_dump_wrapper_regs()
17199 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corecontrol), val)); in dhd_pcie_dump_wrapper_regs()
17202 (uint)OFFSETOF(cr4regs_t, corecapabilities), val)); in dhd_pcie_dump_wrapper_regs()
17204 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corestatus), val)); in dhd_pcie_dump_wrapper_regs()
17206 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmiisrst), val)); in dhd_pcie_dump_wrapper_regs()
17208 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmimask), val)); in dhd_pcie_dump_wrapper_regs()
17210 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, isrmask), val)); in dhd_pcie_dump_wrapper_regs()
17212 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, swintreg), val)); in dhd_pcie_dump_wrapper_regs()
17214 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, intstatus), val)); in dhd_pcie_dump_wrapper_regs()
17216 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, cyclecnt), val)); in dhd_pcie_dump_wrapper_regs()
[all …]
H A Dsiutils.c7203 cr4regs_t *cr4regs; in si_is_bus_mpu_present()
/OK3568_Linux_fs/kernel/drivers/net/wireless/rockchip_wlan/rkwifi/bcmdhd/
H A Ddhd_pcie.c17170 cr4regs_t *cr4regs; in dhd_pcie_dump_wrapper_regs()
17192 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corecontrol), val)); in dhd_pcie_dump_wrapper_regs()
17195 (uint)OFFSETOF(cr4regs_t, corecapabilities), val)); in dhd_pcie_dump_wrapper_regs()
17197 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, corestatus), val)); in dhd_pcie_dump_wrapper_regs()
17199 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmiisrst), val)); in dhd_pcie_dump_wrapper_regs()
17201 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, nmimask), val)); in dhd_pcie_dump_wrapper_regs()
17203 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, isrmask), val)); in dhd_pcie_dump_wrapper_regs()
17205 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, swintreg), val)); in dhd_pcie_dump_wrapper_regs()
17207 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, intstatus), val)); in dhd_pcie_dump_wrapper_regs()
17209 DHD_ERROR(("reg:0x%x val:0x%x\n", (uint)OFFSETOF(cr4regs_t, cyclecnt), val)); in dhd_pcie_dump_wrapper_regs()
[all …]
H A Dsiutils.c7203 cr4regs_t *cr4regs; in si_is_bus_mpu_present()