Home
last modified time | relevance | path

Searched refs:ub432MHz (Results 1 – 6 of 6) sorted by relevance

/utopia/UTPA2-700.0.x/modules/hdmi/hal/curry/hdmitx/
H A DhalHDMITx.c2957 double ub432MHz = HDMITX_MPLL_CLK; in MHal_HDMITx_EnableSSC() local
2977 dSYNCLK = (double) ((ub432MHz*ub2x19times)/ubSYNSet); in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/k6/hdmitx/
H A DhalHDMITx.c2942 double ub432MHz = HDMITX_MPLL_CLK; in MHal_HDMITx_EnableSSC()
2962 dSYNCLK = (double) ((ub432MHz*ub2x19times)/ubSYNSet); in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/kano/hdmitx/
H A DhalHDMITx.c3045 MS_U32 ub432MHz = HDMITX_MPLL_CLK; in MHal_HDMITx_EnableSSC()
3065 dSYNCLK = ((ub432MHz*ub2x19times)/ubSYNSet); in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/k6lite/hdmitx/
H A DhalHDMITx.c3007 MS_U32 ub432MHz = HDMITX_MPLL_CLK; in MHal_HDMITx_EnableSSC()
3027 dSYNCLK = ((ub432MHz*ub2x19times)/ubSYNSet); in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/hdmitx/
H A DhalHDMITx.c3330 double ub432MHz = HDMITX_MPLL_CLK; in MHal_HDMITx_EnableSSC()
3350 dSYNCLK = (double) ((ub432MHz*ub2x19times)/ubSYNSet); in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/hdmitx/
H A DhalHDMITx.c3446 MS_U32 ub432MHz = HDMITX_MPLL_CLK; in MHal_HDMITx_EnableSSC()
3466 dSYNCLK = ((ub432MHz*ub2x19times)/ubSYNSet); in MHal_HDMITx_EnableSSC()