Home
last modified time | relevance | path

Searched refs:dSSC_Span (Results 1 – 6 of 6) sorted by relevance

/utopia/UTPA2-700.0.x/modules/hdmi/hal/kano/hdmitx/
H A DhalHDMITx.c3049 MS_U32 dSSC_Span = 0; in MHal_HDMITx_EnableSSC()
3068 dSSC_Span = (dSYNCLK * 250) / (ubSSCClk); //Span = SYN_CLK_KHz / (SSC_CLK_KHz * 4) in MHal_HDMITx_EnableSSC()
3070 if( (dSSC_Span != 0) && (HDMITX_SSC_DEVIATION_DIVIDER != 0) ) in MHal_HDMITx_EnableSSC()
3071 …dSSC_Step = (((ubSYNSet/ dSSC_Span)/HDMITX_SSC_DEVIATION_DIVIDER) * dSSc_Deviation) ; //Step = SYN… in MHal_HDMITx_EnableSSC()
3073 …printf("ubSYNSet=%x, dSYNCLK=%d, dSSC_Span=%d, dSSC_Step=%d\r\n", ubSYNSet, dSYNCLK, dSSC_Span, dS… in MHal_HDMITx_EnableSSC()
3075 …MHal_HDMITx_Mask_Write(HDMITX_PHY_REG_BASE, HDMITX_SSC_SPAN_REG, 0x3FFF, ( ((int)dSSC_Span) & 0x3F… in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/k6lite/hdmitx/
H A DhalHDMITx.c3011 MS_U32 dSSC_Span = 0; in MHal_HDMITx_EnableSSC()
3030 dSSC_Span = (dSYNCLK * 250) / (ubSSCClk); //Span = SYN_CLK_KHz / (SSC_CLK_KHz * 4) in MHal_HDMITx_EnableSSC()
3032 if( (dSSC_Span != 0) && (HDMITX_SSC_DEVIATION_DIVIDER != 0) ) in MHal_HDMITx_EnableSSC()
3033 …dSSC_Step = (((ubSYNSet/ dSSC_Span)/HDMITX_SSC_DEVIATION_DIVIDER) * dSSc_Deviation) ; //Step = SYN… in MHal_HDMITx_EnableSSC()
3035 …printf("ubSYNSet=%x, dSYNCLK=%d, dSSC_Span=%d, dSSC_Step=%d\r\n", ubSYNSet, dSYNCLK, dSSC_Span, dS… in MHal_HDMITx_EnableSSC()
3037 …MHal_HDMITx_Mask_Write(HDMITX_PHY_REG_BASE, HDMITX_SSC_SPAN_REG, 0x3FFF, ( ((int)dSSC_Span) & 0x3F… in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/hdmitx/
H A DhalHDMITx.c3450 MS_U32 dSSC_Span = 0; in MHal_HDMITx_EnableSSC()
3469 dSSC_Span = (dSYNCLK * 250) / (ubSSCClk); //Span = SYN_CLK_KHz / (SSC_CLK_KHz * 4) in MHal_HDMITx_EnableSSC()
3471 if( (dSSC_Span != 0) && (HDMITX_SSC_DEVIATION_DIVIDER != 0) ) in MHal_HDMITx_EnableSSC()
3472 …dSSC_Step = (((ubSYNSet/ dSSC_Span)/HDMITX_SSC_DEVIATION_DIVIDER) * dSSc_Deviation) ; //Step = SYN… in MHal_HDMITx_EnableSSC()
3474 …printf("ubSYNSet=%x, dSYNCLK=%d, dSSC_Span=%d, dSSC_Step=%d\r\n", ubSYNSet, dSYNCLK, dSSC_Span, dS… in MHal_HDMITx_EnableSSC()
3476 …MHal_HDMITx_Mask_Write(HDMITX_PHY_REG_BASE, HDMITX_SSC_SPAN_REG, 0x3FFF, ( ((int)dSSC_Span) & 0x3F… in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/curry/hdmitx/
H A DhalHDMITx.c2961 double dSSC_Span = 0; in MHal_HDMITx_EnableSSC() local
2979 dSSC_Span = dSYNCLK * 1000 / (ubSSCClk * 4); //Span = SYN_CLK / (SSC_CLK * 4) in MHal_HDMITx_EnableSSC()
2980 dSSC_Step = ubSYNSet * dSSc_Deviation / dSSC_Span; //Step = SYN_SET * deviation / Span in MHal_HDMITx_EnableSSC()
2982 …printf("ubSYNSet=%x, dSYNCLK=%f, dSSC_Span=%f, dSSC_Step=%f\r\n", ubSYNSet, dSYNCLK, dSSC_Span, dS… in MHal_HDMITx_EnableSSC()
2984 …MHal_HDMITx_Mask_Write(HDMITX_PHY_REG_BASE, HDMITX_SSC_SPAN_REG, 0x3FFF, ( ((int)dSSC_Span) & 0x3F… in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/k6/hdmitx/
H A DhalHDMITx.c2946 double dSSC_Span = 0; in MHal_HDMITx_EnableSSC()
2964 dSSC_Span = dSYNCLK * 1000 / (ubSSCClk * 4); //Span = SYN_CLK / (SSC_CLK * 4) in MHal_HDMITx_EnableSSC()
2965 dSSC_Step = ubSYNSet * dSSc_Deviation / dSSC_Span; //Step = SYN_SET * deviation / Span in MHal_HDMITx_EnableSSC()
2967 …printf("ubSYNSet=%x, dSYNCLK=%f, dSSC_Span=%f, dSSC_Step=%f\r\n", ubSYNSet, dSYNCLK, dSSC_Span, dS… in MHal_HDMITx_EnableSSC()
2969 …MHal_HDMITx_Mask_Write(HDMITX_PHY_REG_BASE, HDMITX_SSC_SPAN_REG, 0x3FFF, ( ((int)dSSC_Span) & 0x3F… in MHal_HDMITx_EnableSSC()
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/hdmitx/
H A DhalHDMITx.c3334 double dSSC_Span = 0; in MHal_HDMITx_EnableSSC()
3352 dSSC_Span = dSYNCLK * 1000 / (ubSSCClk * 4); //Span = SYN_CLK / (SSC_CLK * 4) in MHal_HDMITx_EnableSSC()
3353 dSSC_Step = ubSYNSet * dSSc_Deviation / dSSC_Span; //Step = SYN_SET * deviation / Span in MHal_HDMITx_EnableSSC()
3355 …printf("ubSYNSet=%x, dSYNCLK=%f, dSSC_Span=%f, dSSC_Step=%f\r\n", ubSYNSet, dSYNCLK, dSSC_Span, dS… in MHal_HDMITx_EnableSSC()
3357 …MHal_HDMITx_Mask_Write(HDMITX_PHY_REG_BASE, HDMITX_SSC_SPAN_REG, 0x3FFF, ( ((int)dSSC_Span) & 0x3F… in MHal_HDMITx_EnableSSC()