| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/manhattan/hvd/ |
| H A D | halHVD_sub.c | 200 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| H A D | halHVD.c | 205 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maserati/hvd/ |
| H A D | halHVD_sub.c | 200 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| H A D | halHVD.c | 205 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/macan/hvd/ |
| H A D | halHVD_sub.c | 200 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| H A D | halHVD.c | 205 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/maxim/hvd/ |
| H A D | halHVD_sub.c | 200 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| H A D | halHVD.c | 205 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7621/hvd/ |
| H A D | halHVD_sub.c | 200 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| H A D | halHVD.c | 205 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v1/hal/M7821/hvd/ |
| H A D | halHVD_sub.c | 200 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| H A D | halHVD.c | 205 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maserati/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7821/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/macan/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mainz/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/hvd_ex/ |
| H A D | halHVD_EX.c | 197 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/hvd_v3/ |
| H A D | halHVD_EX.c | 209 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mustang/hvd_v3/ |
| H A D | halHVD_EX.c | 220 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|
| /utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/hvd_v3/ |
| H A D | halHVD_EX.c | 218 #define _MaskMiuReq_MVD_BBU_R( m ) _HVD_WriteRegBit(MIU0_REG_RQ0_MASK+1, m, BIT(4)) macro
|