Home
last modified time | relevance | path

Searched refs:TOP_CKG_EVD_PPU_DIS (Results 1 – 25 of 50) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maldives/hvd_v3/
H A DhalHVD_EX.c3749 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_HVD_EX_PowerCtrl()
3755 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_HVD_EX_PowerCtrl()
5892 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
5897 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h496 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maserati/hvd_ex/
H A DhalHVD_EX.c4454 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4459 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h511 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/hvd_ex/
H A DhalHVD_EX.c4476 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4481 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h489 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/hvd_ex/
H A DhalHVD_EX.c4454 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4459 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h511 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7821/hvd_ex/
H A DhalHVD_EX.c4454 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4459 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h511 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/hvd_ex/
H A DhalHVD_EX.c4476 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4481 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h489 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/hvd_ex/
H A DhalHVD_EX.c4454 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4459 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h511 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/hvd_ex/
H A DhalHVD_EX.c4454 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4459 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h511 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/macan/hvd_ex/
H A DhalHVD_EX.c4454 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4459 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h511 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mainz/hvd_ex/
H A DhalHVD_EX.c4454 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4459 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h511 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/hvd_ex/
H A DhalHVD_EX.c4454 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, ~TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
4459 _HVD_WriteWordMask(REG_TOP_CKG_EVD_PPU, TOP_CKG_EVD_PPU_DIS, TOP_CKG_EVD_PPU_DIS); in HAL_EVD_EX_PowerCtrl()
H A DregHVD_EX.h511 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mustang/hvd_v3/
H A DregHVD_EX.h500 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/hvd_v3/
H A DregHVD_EX.h554 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7821/hvd_v3/
H A DregHVD_EX.h555 #define TOP_CKG_EVD_PPU_DIS BIT(8) macro

12