Home
last modified time | relevance | path

Searched refs:PM_REG_WRITE (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7621/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maxim/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/macan/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mooney/cec/
H A Dmhal_cec.c118 #define PM_REG_WRITE MDrv_WriteByte macro
148 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
149 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
150 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
151 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
162 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
173 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
178 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
203 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
204 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/manhattan/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maserati/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/M7821/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/maldives/cec/
H A Dmhal_cec.c122 #define PM_REG_WRITE MDrv_WriteByte macro
152 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
153 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
154 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
155 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
180 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
185 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
210 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
211 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mustang/cec/
H A Dmhal_cec.c122 #define PM_REG_WRITE MDrv_WriteByte macro
152 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
153 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
154 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
155 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
180 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
185 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
210 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
211 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/messi/cec/
H A Dmhal_cec.c115 #define PM_REG_WRITE MDrv_WriteByte macro
163 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
165 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
177 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
191 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
196 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
221 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/mainz/cec/
H A Dmhal_cec.c115 #define PM_REG_WRITE MDrv_WriteByte macro
163 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
165 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
177 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
191 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
196 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
221 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/curry/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/k6/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/k6lite/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/hdmi/hal/kano/cec/
H A Dmhal_cec.c116 #define PM_REG_WRITE MDrv_WriteByte macro
164 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
165 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
166 PM_REG_WRITE( L_BK_CEC(0x18), header ); in mhal_CEC_SendFrame()
167 PM_REG_WRITE( H_BK_CEC(0x18), opcode ); in mhal_CEC_SendFrame()
178 PM_REG_WRITE( L_BK_CEC(0x19)+i , *(ptr+i) ); in mhal_CEC_SendFrame()
192 PM_REG_WRITE(L_BK_CEC(0x00), 0); //polling message in mhal_CEC_SendFrame()
197 PM_REG_WRITE(L_BK_CEC(0x00), (len+1)); in mhal_CEC_SendFrame()
222 PM_REG_WRITE(H_BK_CEC(0x12), 0x0E); in mhal_CEC_SendFrame()
223 PM_REG_WRITE(H_BK_CEC(0x12), 0x00); in mhal_CEC_SendFrame()
[all …]
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c141 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_hdmi.c142 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_hdmi.c142 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c141 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c142 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c142 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_hdmi.c142 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_hdmi.c142 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c142 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_hdmi.c142 #define PM_REG_WRITE(reg, data) PM_W1BYTE(reg, data, 7:0) macro

12