| /utopia/UTPA2-700.0.x/mxlib/hal/mustang/ |
| H A D | halIRQTBL.h | 262 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
480 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 190 #define FIQEXPL_AU_DMA_BUF_INT (0x01 << (E_FIQ_33 - E_FIQEXPL_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/messi/ |
| H A D | halIRQTBL.h | 296 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
547 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 190 #define FIQEXPL_AU_DMA_BUF_INT (0x01 << (E_FIQ_33 - E_FIQEXPL_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/mainz/ |
| H A D | halIRQTBL.h | 296 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
547 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 190 #define FIQEXPL_AU_DMA_BUF_INT (0x01 << (E_FIQ_33 - E_FIQEXPL_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/kano/ |
| H A D | halIRQTBL.h | 325 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
615 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 238 #define FIQEXPL_AU_DMA_BUF_INT (0x01 << (E_FIQ_33 - E_FIQEXPL_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/k7u/ |
| H A D | halIRQTBL.h | 325 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
615 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 238 #define FIQEXPL_AU_DMA_BUF_INT (0x01 << (E_FIQ_33 - E_FIQEXPL_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/manhattan/ |
| H A D | halIRQTBL.h | 306 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
624 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/k6lite/ |
| H A D | halIRQTBL.h | 325 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
615 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 238 #define FIQEXPL_AU_DMA_BUF_INT (0x01 << (E_FIQ_33 - E_FIQEXPL_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/k6/ |
| H A D | halIRQTBL.h | 325 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
615 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 238 #define FIQEXPL_AU_DMA_BUF_INT (0x01 << (E_FIQ_33 - E_FIQEXPL_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/curry/ |
| H A D | halIRQTBL.h | 325 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
615 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 238 #define FIQEXPL_AU_DMA_BUF_INT (0x01 << (E_FIQ_33 - E_FIQEXPL_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/marcus/ |
| H A D | halIRQTBL.h | 306 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
638 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/maxim/ |
| H A D | halIRQTBL.h | 306 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
638 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/maserati/ |
| H A D | halIRQTBL.h | 306 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
638 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/M7821/ |
| H A D | halIRQTBL.h | 313 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
649 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/M7621/ |
| H A D | halIRQTBL.h | 313 E_FIQ_33 = E_FIQEXPL_START + 1, enumerator
649 HAL_UpdateIrqTable(E_FIQ_33, E_INT_FIQ_AU_DMA_BUF_INT); //AU_DMA_BUFFER_INT_EDGE in HAL_InitIrqTable()
|