| /utopia/UTPA2-700.0.x/mxlib/hal/mustang/ |
| H A D | halIRQTBL.h | 216 E_FIQ_28 = E_FIQH_START + 12, enumerator
474 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AFEC_VSYNC); //AFEC_VSYNC in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 183 #define FIQ_AFEC_VSYNC (0x01 << (E_FIQ_28 - E_FIQH_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/messi/ |
| H A D | halIRQTBL.h | 250 E_FIQ_28 = E_FIQH_START + 12, enumerator
541 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AFEC_VSYNC); //AFEC_VSYNC in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 183 #define FIQ_AFEC_VSYNC (0x01 << (E_FIQ_28 - E_FIQH_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/mainz/ |
| H A D | halIRQTBL.h | 250 E_FIQ_28 = E_FIQH_START + 12, enumerator
541 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AFEC_VSYNC); //AFEC_VSYNC in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 183 #define FIQ_AFEC_VSYNC (0x01 << (E_FIQ_28 - E_FIQH_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/kano/ |
| H A D | halIRQTBL.h | 279 E_FIQ_28 = E_FIQH_START + 12, enumerator
609 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AU_SPDIF_TX_CS0);//AFEC_VSYNC in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 231 #define FIQ_AFEC_VSYNC (0x01 << (E_FIQ_28 - E_FIQH_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/k7u/ |
| H A D | halIRQTBL.h | 279 E_FIQ_28 = E_FIQH_START + 12, enumerator
609 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AU_SPDIF_TX_CS0);//AFEC_VSYNC in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 231 #define FIQ_AFEC_VSYNC (0x01 << (E_FIQ_28 - E_FIQH_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/manhattan/ |
| H A D | halIRQTBL.h | 260 E_FIQ_28 = E_FIQH_START + 12, enumerator
618 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AFEC_VSYNC); //AFEC_VSYNC in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/k6lite/ |
| H A D | halIRQTBL.h | 279 E_FIQ_28 = E_FIQH_START + 12, enumerator
609 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AU_SPDIF_TX_CS0);//AFEC_VSYNC in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 231 #define FIQ_AFEC_VSYNC (0x01 << (E_FIQ_28 - E_FIQH_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/k6/ |
| H A D | halIRQTBL.h | 279 E_FIQ_28 = E_FIQH_START + 12, enumerator
609 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AU_SPDIF_TX_CS0);//AFEC_VSYNC in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 231 #define FIQ_AFEC_VSYNC (0x01 << (E_FIQ_28 - E_FIQH_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/curry/ |
| H A D | halIRQTBL.h | 279 E_FIQ_28 = E_FIQH_START + 12, enumerator
609 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AU_SPDIF_TX_CS0); //AU_SPDIF_TX_CS_INT[0] in HAL_InitIrqTable()
|
| H A D | regCHIP.h | 231 #define FIQ_AFEC_VSYNC (0x01 << (E_FIQ_28 - E_FIQH_START))
|
| /utopia/UTPA2-700.0.x/mxlib/hal/marcus/ |
| H A D | halIRQTBL.h | 260 E_FIQ_28 = E_FIQH_START + 12, enumerator
632 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AFEC_VSYNC); //AFEC_VSYNC in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/maxim/ |
| H A D | halIRQTBL.h | 260 E_FIQ_28 = E_FIQH_START + 12, enumerator
632 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AFEC_VSYNC); //AFEC_VSYNC in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/maserati/ |
| H A D | halIRQTBL.h | 260 E_FIQ_28 = E_FIQH_START + 12, enumerator
632 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AFEC_VSYNC); //AFEC_VSYNC in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/M7821/ |
| H A D | halIRQTBL.h | 267 E_FIQ_28 = E_FIQH_START + 12, enumerator
643 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AFEC_VSYNC); //AFEC_VSYNC in HAL_InitIrqTable()
|
| /utopia/UTPA2-700.0.x/mxlib/hal/M7621/ |
| H A D | halIRQTBL.h | 267 E_FIQ_28 = E_FIQH_START + 12, enumerator
643 HAL_UpdateIrqTable(E_FIQ_28, E_INT_FIQ_AFEC_VSYNC); //AFEC_VSYNC in HAL_InitIrqTable()
|