Home
last modified time | relevance | path

Searched refs:CFG5_7B_DIS_PKT_CNT_V_LOAD (Results 1 – 12 of 12) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/curry/tsp/
H A DregTSP.h2062 #define CFG5_7B_DIS_PKT_CNT_V_LOAD 0x0100 macro
H A DhalTSP.c6202 REG16_SET(&_RegCtrl5->CFG5_7B,CFG5_7B_DIS_PKT_CNT_V_LOAD); in HAL_TSP_Debug_DisPktCnt_Load()
6223 REG16_CLR(&_RegCtrl5->CFG5_7B,CFG5_7B_DIS_PKT_CNT_V_LOAD); in HAL_TSP_Debug_DisPktCnt_Load()
/utopia/UTPA2-700.0.x/modules/dmx/hal/kano/tsp/
H A DregTSP.h2100 #define CFG5_7B_DIS_PKT_CNT_V_LOAD 0x0100 macro
H A DhalTSP.c7759 REG16_SET(&_RegCtrl5->CFG5_7B,CFG5_7B_DIS_PKT_CNT_V_LOAD); in HAL_TSP_Debug_DisPktCnt_Load()
7783 REG16_CLR(&_RegCtrl5->CFG5_7B,CFG5_7B_DIS_PKT_CNT_V_LOAD); in HAL_TSP_Debug_DisPktCnt_Load()
/utopia/UTPA2-700.0.x/modules/dscmb/hal/kano/nsk2/
H A DregTSP.h2102 #define CFG5_7B_DIS_PKT_CNT_V_LOAD 0x0100 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6/nsk2/
H A DregTSP.h2217 #define CFG5_7B_DIS_PKT_CNT_V_LOAD 0x0100 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k6lite/nsk2/
H A DregTSP.h2196 #define CFG5_7B_DIS_PKT_CNT_V_LOAD 0x0100 macro
/utopia/UTPA2-700.0.x/modules/dscmb/hal/k7u/nsk2/
H A DregTSP.h2196 #define CFG5_7B_DIS_PKT_CNT_V_LOAD 0x0100 macro
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6/tsp/
H A DregTSP.h2270 #define CFG5_7B_DIS_PKT_CNT_V_LOAD 0x0100 macro
H A DhalTSP.c8335 REG16_SET(&_RegCtrl5->CFG5_7B,CFG5_7B_DIS_PKT_CNT_V_LOAD); in HAL_TSP_Debug_DisPktCnt_Load()
8368 REG16_CLR(&_RegCtrl5->CFG5_7B,CFG5_7B_DIS_PKT_CNT_V_LOAD); in HAL_TSP_Debug_DisPktCnt_Load()
/utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/tsp/
H A DregTSP.h2196 #define CFG5_7B_DIS_PKT_CNT_V_LOAD 0x0100 macro
H A DhalTSP.c7938 REG16_SET(&_RegCtrl5->CFG5_7B,CFG5_7B_DIS_PKT_CNT_V_LOAD); in HAL_TSP_Debug_DisPktCnt_Load()
7965 REG16_CLR(&_RegCtrl5->CFG5_7B,CFG5_7B_DIS_PKT_CNT_V_LOAD); in HAL_TSP_Debug_DisPktCnt_Load()