Home
last modified time | relevance | path

Searched refs:fvco (Results 1 – 6 of 6) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/exynos/
H A Dclk-pll.c24 uint64_t fvco = fin_freq; in pll145x_get_rate() local
30 fvco *= mdiv; in pll145x_get_rate()
31 do_div(fvco, (pdiv << sdiv)); in pll145x_get_rate()
32 return (unsigned long)fvco; in pll145x_get_rate()
/rk3399_rockchip-uboot/drivers/video/drm/rk628/
H A Drk628_combtxphy.c218 unsigned int fvco, fpfd, fin = 24; in rk628_combtxphy_set_mode() local
244 fvco = fhsc * 2 * combtxphy->rate_div; in rk628_combtxphy_set_mode()
256 combtxphy->fb_div = fvco * combtxphy->ref_div / 8 / fin; in rk628_combtxphy_set_mode()
257 combtxphy->frac_div = 1024 * fvco * combtxphy->ref_div / 8 / fin; in rk628_combtxphy_set_mode()
263 fvco = fin * (1024 * combtxphy->fb_div + combtxphy->frac_div) * 8; in rk628_combtxphy_set_mode()
264 fvco = DIV_ROUND_UP(fvco, 1024 * combtxphy->ref_div); in rk628_combtxphy_set_mode()
265 fhsc = fvco / 2 / combtxphy->rate_div; in rk628_combtxphy_set_mode()
304 fvco = bus_width * combtxphy->rate_div; in rk628_combtxphy_set_mode()
328 pre_clk = (unsigned long long)fvco * combtxphy->ref_div / 8 * 1024; in rk628_combtxphy_set_mode()
/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_pll.c170 rockchip_rk3588_pll_k_get(u32 m, u32 p, u32 s, u64 fin_hz, u64 fvco) in rockchip_rk3588_pll_k_get() argument
176 ffrac = fvco - (m * fref); in rockchip_rk3588_pll_k_get()
181 ffrac = ((m + 1) * fref) - fvco; in rockchip_rk3588_pll_k_get()
197 u64 fvco; in rockchip_rk3588_pll_frac_by_auto() local
200 fvco = (u64)fout_hz << s; in rockchip_rk3588_pll_frac_by_auto()
201 if (fvco < RK3588_VCO_MIN_HZ || fvco > RK3588_VCO_MAX_HZ) in rockchip_rk3588_pll_frac_by_auto()
205 if ((fvco >= m * fin_hz / p) && in rockchip_rk3588_pll_frac_by_auto()
206 (fvco < (m + 1) * fin_hz / p)) { in rockchip_rk3588_pll_frac_by_auto()
209 fvco); in rockchip_rk3588_pll_frac_by_auto()
233 ulong fvco; in rk3588_pll_clk_set_by_auto() local
[all …]
/rk3399_rockchip-uboot/board/freescale/s32v234evb/
H A Dclock.c86 u32 i, rfdphi1, rfdphi, dfs_on = 0, fvco; in program_pll() local
91 fvco = in program_pll()
100 if (fvco < PLL_MIN_FREQ || fvco > PLL_MAX_FREQ) { in program_pll()
108 rfdphi = fvco / freq0; in program_pll()
110 rfdphi1 = (freq1 == 0) ? 0 : fvco / freq1; in program_pll()
/rk3399_rockchip-uboot/drivers/video/drm/
H A Dsamsung_mipi_dcphy.c1713 u64 fin, fvco, fout; in samsung_mipi_dcphy_pll_round_rate() local
1746 fvco = fout << _scaler; in samsung_mipi_dcphy_pll_round_rate()
1751 if (fvco < 2600 * MSEC_PER_SEC || fvco > 6600 * MSEC_PER_SEC) in samsung_mipi_dcphy_pll_round_rate()
1761 _fbdiv = DIV_ROUND_CLOSEST(fvco * _prediv, 2 * fin); in samsung_mipi_dcphy_pll_round_rate()
1768 _dsm = _prediv * fvco - 2 * _fbdiv * fin; in samsung_mipi_dcphy_pll_round_rate()
1790 delta = abs(fvco * MSEC_PER_SEC - tmp); in samsung_mipi_dcphy_pll_round_rate()
H A Dphy-rockchip-samsung-hdptx-hdmi.c953 unsigned int fvco; in hdptx_phy_clk_pll_calc() local
961 fvco = fout * sdiv; in hdptx_phy_clk_pll_calc()
963 if (fvco < 2000000 || fvco > 4000000) in hdptx_phy_clk_pll_calc()
966 mdiv = DIV_ROUND_UP(fvco, fref); in hdptx_phy_clk_pll_calc()
970 if (fref * mdiv - fvco) { in hdptx_phy_clk_pll_calc()
978 rational_best_approximation(fref * mdiv - fvco, in hdptx_phy_clk_pll_calc()