Home
last modified time | relevance | path

Searched refs:clrsetbits_be32 (Results 1 – 25 of 49) sorted by relevance

12

/rk3399_rockchip-uboot/drivers/pinctrl/ath79/
H A Dpinctrl_qca953x.c30 clrsetbits_be32(priv->regs + AR71XX_GPIO_REG_OE, in pinctrl_qca953x_spi_config()
34 clrsetbits_be32(priv->regs + QCA953X_GPIO_REG_OUT_FUNC1, in pinctrl_qca953x_spi_config()
42 clrsetbits_be32(priv->regs + QCA953X_GPIO_REG_IN_ENABLE0, in pinctrl_qca953x_spi_config()
56 clrsetbits_be32(priv->regs + AR71XX_GPIO_REG_OE, in pinctrl_qca953x_uart_config()
59 clrsetbits_be32(priv->regs + QCA953X_GPIO_REG_OUT_FUNC2, in pinctrl_qca953x_uart_config()
63 clrsetbits_be32(priv->regs + QCA953X_GPIO_REG_IN_ENABLE0, in pinctrl_qca953x_uart_config()
H A Dpinctrl_ar933x.c30 clrsetbits_be32(priv->regs + AR71XX_GPIO_REG_OE, in pinctrl_ar933x_spi_config()
44 clrsetbits_be32(priv->regs + AR71XX_GPIO_REG_OE, in pinctrl_ar933x_uart_config()
/rk3399_rockchip-uboot/drivers/usb/host/
H A Dehci-fsl.c251 clrsetbits_be32(&ehci->control, CONTROL_REGISTER_W1C_MASK, in ehci_fsl_init()
253 clrsetbits_be32(&ehci->control, CONTROL_REGISTER_W1C_MASK, in ehci_fsl_init()
258 clrsetbits_be32(&ehci->control, CONTROL_REGISTER_W1C_MASK, in ehci_fsl_init()
261 clrsetbits_be32(&ehci->control, CONTROL_REGISTER_W1C_MASK, in ehci_fsl_init()
263 clrsetbits_be32(&ehci->control, UTMI_PHY_EN | in ehci_fsl_init()
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc8xx/
H A Dcpu_init.c54 clrsetbits_be32(&immr->im_clkrst.car_sccr, ~CONFIG_SYS_SCCR_MASK, in cpu_init_f()
92 clrsetbits_be32(&immr->im_clkrst.car_plprcr, ~PLPRCR_MFACT_MSK, in cpu_init_f()
101 clrsetbits_be32(&memctl->memc_br0, ~BR_PS_MSK, BR_V); in cpu_init_f()
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc85xx/
H A Dp1021_serdes.c93 clrsetbits_be32(&serdes->srdscr3, mask, val); in fsl_serdes_init()
99 clrsetbits_be32(&serdes->srdscr4, mask, val); in fsl_serdes_init()
/rk3399_rockchip-uboot/arch/mips/mach-ath79/
H A Dreset.c92 clrsetbits_be32(pregs + AR933X_PLL_SWITCH_CLOCK_CONTROL_REG, in eth_init_ar933x()
102 clrsetbits_be32(gregs + AR933X_GMAC_REG_ETH_CFG, in eth_init_ar933x()
212 clrsetbits_be32(pregs + QCA953X_PLL_SWITCH_CLOCK_CONTROL_REG, in usb_reset_qca953x()
/rk3399_rockchip-uboot/drivers/led/
H A Dled_bcm6328.c57 clrsetbits_be32(priv->mode, (LED_MODE_MASK << priv->shift), in bcm6328_led_set_mode()
135 clrsetbits_be32(priv->regs + LED_INIT_REG, LED_INIT_FASTINTV_MASK, in bcm6328_led_set_period()
183 clrsetbits_be32(regs + LED_INIT_REG, ~0, set_bits); in bcm6328_led_probe()
H A Dled_bcm6358.c61 clrsetbits_be32(priv->regs + LED_MODE_REG, in bcm6358_led_set_mode()
154 clrsetbits_be32(regs + LED_CTRL_REG, in bcm6358_led_probe()
/rk3399_rockchip-uboot/board/freescale/p1022ds/
H A Dp1022ds.c129 clrsetbits_be32(&gur->pmuxcr2, MPC85xx_PMUXCR2_ETSECUSB_MASK, in misc_init_r()
142 clrsetbits_be32(&gur->pmuxcr, MPC85xx_PMUXCR_TDM_MASK, in misc_init_r()
146 clrsetbits_be32(&gur->pmuxcr, MPC85xx_PMUXCR_SPI_MASK, in misc_init_r()
/rk3399_rockchip-uboot/board/freescale/mpc8569mds/
H A Dmpc8569mds.c420 clrsetbits_be32(&gur->plppar1, PLPPAR1_UART0_BIT_MASK, in board_mmc_init()
422 clrsetbits_be32(&gur->plpdir1, PLPDIR1_UART0_BIT_MASK, in board_mmc_init()
430 clrsetbits_be32(&gur->plppar1, PLPPAR1_I2C_BIT_MASK, in board_mmc_init()
432 clrsetbits_be32(&gur->plpdir1, PLPDIR1_I2C_BIT_MASK, in board_mmc_init()
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc83xx/
H A Dcpu_init.c212 clrsetbits_be32(&im->arbiter.acr, acr_mask, acr_val); in cpu_init_f()
214 clrsetbits_be32(&im->sysconf.spcr, spcr_mask, spcr_val); in cpu_init_f()
216 clrsetbits_be32(&im->clk.sccr, sccr_mask, sccr_val); in cpu_init_f()
235 clrsetbits_be32(&im->im_lbc.lcrr, lcrr_mask, lcrr_val); in cpu_init_f()
/rk3399_rockchip-uboot/include/
H A Dfsl_esdhc.h195 #define esdhc_clrsetbits32 clrsetbits_be32
207 #define esdhc_clrsetbits32 clrsetbits_be32
/rk3399_rockchip-uboot/board/freescale/mpc837xerdb/
H A Dmpc837xerdb.c182 clrsetbits_be32(&im->sysconf.sicrl, SICRL_USB_B, SICRL_USB_B_SD); in board_mmc_init()
183 clrsetbits_be32(&im->sysconf.sicrh, SICRH_SPI, SICRH_SPI_SD); in board_mmc_init()
H A Dpci.c92 clrsetbits_be32(&clk->sccr, SCCR_PCIEXP1CM | SCCR_PCIEXP2CM, in pci_init_board()
/rk3399_rockchip-uboot/board/freescale/bsc9131rdb/
H A Dbsc9131rdb.c37 clrsetbits_be32(&gur->pmuxcr, MPC85xx_PMUXCR_IFC_AD_GPIO_MASK | in board_early_init_f()
/rk3399_rockchip-uboot/board/gdsys/p1022/
H A Ddiu.c80 clrsetbits_be32(&gur->pmuxcr, PMUXCR_ELBCDIU_MASK, PMUXCR_ELBCDIU_DIU); in platform_diu_init()
/rk3399_rockchip-uboot/drivers/spi/
H A Dbcm63xx_hsspi.c170 clrsetbits_be32(priv->regs + SPI_PFL_SIG_REG(plat->cs), clr, set); in bcm63xx_hsspi_activate_cs()
188 clrsetbits_be32(priv->regs + SPI_CTL_REG, clr, set); in bcm63xx_hsspi_activate_cs()
194 clrsetbits_be32(priv->regs + SPI_CTL_REG, SPI_CTL_CS_POL_MASK, in bcm63xx_hsspi_deactivate_cs()
/rk3399_rockchip-uboot/drivers/serial/
H A Dserial_bcm6345.c124 clrsetbits_be32(base + UART_CTL_REG, in bcm6345_serial_init()
151 clrsetbits_be32(base + UART_FIFO_CFG_REG, in bcm6345_serial_init()
/rk3399_rockchip-uboot/board/esd/vme8349/
H A Dpci.c85 clrsetbits_be32(&immr->gpio[1].dat, in pci_init_board()
H A Dvme8349.c97 clrsetbits_be32(&im->im_lbc.lcrr, LBCR_LDIS, 0); in misc_init_r()
/rk3399_rockchip-uboot/board/freescale/mpc8308rdb/
H A Dmpc8308rdb.c145 clrsetbits_be32(&sysconf->sicrh, SICRH_GPIO_A_TSEC2, SICRH_GPIO_A_GPIO); in misc_init_r()
/rk3399_rockchip-uboot/arch/powerpc/cpu/mpc8xxx/
H A Dfsl_lbc.c39 clrsetbits_be32(&(LBC_BASE_ADDR)->lbcr, LBCR_BMT|LBCR_BMTPS, 0xf); in init_early_memctl_regs()
/rk3399_rockchip-uboot/board/freescale/mpc837xemds/
H A Dmpc837xemds.c76 clrsetbits_be32(&im->sysconf.sicrl, SICRL_USB_B, SICRL_USB_B_SD); in board_mmc_init()
77 clrsetbits_be32(&im->sysconf.sicrh, SICRH_GPIO2_E | SICRH_SPI, in board_mmc_init()
H A Dpci.c119 clrsetbits_be32(&clk->sccr, SCCR_PCIEXP1CM | SCCR_PCIEXP2CM, in pci_init_board()
/rk3399_rockchip-uboot/drivers/mtd/nand/raw/
H A Dfsl_elbc_spl.c79 clrsetbits_be32(&regs->bank[0].br, BR_DECC, BR_DECC_CHK_GEN); in nand_spl_load_image()

12