| /rk3399_ARM-atf/plat/imx/common/include/ |
| H A D | imx_sip_svc.h | 52 int imx_kernel_entry_handler(uint32_t smc_fid, u_register_t x1,
53 u_register_t x2, u_register_t x3,
54 u_register_t x4);
61 int imx_soc_info_handler(uint32_t smc_fid, u_register_t x1,
62 u_register_t x2, u_register_t x3);
63 int imx_gpc_handler(uint32_t smc_fid, u_register_t x1,
64 u_register_t x2, u_register_t x3);
67 u_register_t x1, u_register_t x2, u_register_t x3);
70 u_register_t x1, u_register_t x2, u_register_t x3) in dram_dvfs_handler()
75 int imx_hab_handler(uint32_t smc_fid, u_register_t x1,
[all …]
|
| /rk3399_ARM-atf/plat/nxp/common/psci/include/ |
| H A D | plat_psci.h | 120 int _psci_cpu_on(u_register_t core_mask);
121 void _psci_cpu_prep_off(u_register_t core_mask);
122 void __dead2 _psci_cpu_off_wfi(u_register_t core_mask,
123 u_register_t wakeup_address);
124 void __dead2 _psci_cpu_pwrdn_wfi(u_register_t core_mask,
125 u_register_t wakeup_address);
126 void __dead2 _psci_sys_pwrdn_wfi(u_register_t core_mask,
127 u_register_t wakeup_address);
128 void _psci_wakeup(u_register_t core_mask);
129 void _psci_core_entr_stdby(u_register_t core_mask);
[all …]
|
| /rk3399_ARM-atf/include/arch/aarch32/ |
| H A D | smccc_helpers.h | 39 u_register_t r0;
40 u_register_t r1;
41 u_register_t r2;
42 u_register_t r3;
43 u_register_t r4;
44 u_register_t r5;
45 u_register_t r6;
46 u_register_t r7;
47 u_register_t r8;
48 u_register_t r9;
[all …]
|
| /rk3399_ARM-atf/plat/imx/common/ |
| H A D | imx_sip_handler.c | 50 u_register_t x1, in imx_srtc_handler()
51 u_register_t x2, in imx_srtc_handler()
52 u_register_t x3, in imx_srtc_handler()
53 u_register_t x4) in imx_srtc_handler()
86 u_register_t x1, in imx_cpufreq_handler()
87 u_register_t x2, in imx_cpufreq_handler()
88 u_register_t x3) in imx_cpufreq_handler()
109 u_register_t x1, in imx_wakeup_src_handler()
110 u_register_t x2, in imx_wakeup_src_handler()
111 u_register_t x3) in imx_wakeup_src_handler()
[all …]
|
| /rk3399_ARM-atf/plat/nxp/common/sip_svc/ |
| H A D | sip_svc.c | 27 u_register_t x1, in nxp_plat_sip_handler()
28 u_register_t x2, in nxp_plat_sip_handler()
29 u_register_t x3, in nxp_plat_sip_handler()
30 u_register_t x4, in nxp_plat_sip_handler()
33 u_register_t flags) in nxp_plat_sip_handler()
39 uint64_t el2_2_aarch32(u_register_t smc_id, u_register_t start_addr,
40 u_register_t parm1, u_register_t parm2);
42 uint64_t prefetch_disable(u_register_t smc_id, u_register_t mask);
46 u_register_t *px1, in clean_top_32b_of_param()
47 u_register_t *px2, in clean_top_32b_of_param()
[all …]
|
| /rk3399_ARM-atf/plat/mediatek/common/ |
| H A D | mtk_sip_svc.c | 26 u_register_t x1, in mediatek_plat_sip_handler()
27 u_register_t x2, in mediatek_plat_sip_handler()
28 u_register_t x3, in mediatek_plat_sip_handler()
29 u_register_t x4, in mediatek_plat_sip_handler()
32 u_register_t flags) in mediatek_plat_sip_handler()
41 u_register_t x1, in mediatek_sip_handler()
42 u_register_t x2, in mediatek_sip_handler()
43 u_register_t x3, in mediatek_sip_handler()
44 u_register_t x4, in mediatek_sip_handler()
47 u_register_t flags) in mediatek_sip_handler()
[all …]
|
| H A D | mtk_smc_handlers.c | 139 static u_register_t mtk_smc_handler_sel1(uint32_t smc_id, in mtk_smc_handler_sel1()
140 u_register_t x1, in mtk_smc_handler_sel1()
141 u_register_t x2, in mtk_smc_handler_sel1()
142 u_register_t x3, in mtk_smc_handler_sel1()
143 u_register_t x4, in mtk_smc_handler_sel1()
146 u_register_t flags) in mtk_smc_handler_sel1()
148 u_register_t ret = MTK_SIP_E_SUCCESS; in mtk_smc_handler_sel1()
162 u_register_t x1, in mtk_smc_handler_bl33()
163 u_register_t x2, in mtk_smc_handler_bl33()
164 u_register_t x3, in mtk_smc_handler_bl33()
[all …]
|
| /rk3399_ARM-atf/lib/psci/ |
| H A D | psci_main.c | 25 int psci_cpu_on(u_register_t target_cpu, in psci_cpu_on()
27 u_register_t context_id) in psci_cpu_on()
60 u_register_t context_id) in psci_cpu_suspend()
175 int psci_system_suspend(uintptr_t entrypoint, u_register_t context_id) in psci_system_suspend()
243 int psci_affinity_info(u_register_t target_affinity, in psci_affinity_info()
281 int psci_migrate(u_register_t target_cpu) in psci_migrate()
284 u_register_t resident_cpu_mpidr = 0; in psci_migrate()
320 u_register_t resident_cpu_mpidr = 0; in psci_migrate_info_type()
325 u_register_t psci_migrate_info_up_cpu(void) in psci_migrate_info_up_cpu()
327 u_register_t resident_cpu_mpidr = 0; in psci_migrate_info_up_cpu()
[all …]
|
| H A D | psci_mem_protect.c | 14 u_register_t psci_mem_protect(unsigned int enable) in psci_mem_protect()
22 return (u_register_t) PSCI_E_NOT_SUPPORTED; in psci_mem_protect()
25 return (u_register_t) PSCI_E_NOT_SUPPORTED; in psci_mem_protect()
31 u_register_t psci_mem_chk_range(uintptr_t base, u_register_t length) in psci_mem_chk_range()
38 return (u_register_t) PSCI_E_DENIED; in psci_mem_chk_range()
43 (u_register_t) PSCI_E_DENIED : (u_register_t) PSCI_E_SUCCESS; in psci_mem_chk_range()
|
| /rk3399_ARM-atf/drivers/marvell/secure_dfx_access/ |
| H A D | dfx.h | 19 int mvebu_dfx_thermal_handle(u_register_t func, u_register_t *read,
20 u_register_t x2, u_register_t x3);
21 int mvebu_dfx_misc_handle(u_register_t func, u_register_t *read,
22 u_register_t addr, u_register_t val);
|
| /rk3399_ARM-atf/drivers/renesas/rcar_gen4/pwrc/ |
| H A D | pwrc.h | 11 void rcar_pwrc_disable_interrupt_wakeup(u_register_t mpidr);
12 void rcar_pwrc_enable_interrupt_wakeup(u_register_t mpidr);
13 void rcar_pwrc_clusteroff(u_register_t mpidr);
14 void rcar_pwrc_cpuoff(u_register_t mpidr);
15 void rcar_pwrc_cpuon(u_register_t mpidr);
17 uint32_t rcar_pwrc_get_mpidr_cluster(u_register_t mpidr);
18 uint32_t rcar_pwrc_cpu_on_check(u_register_t mpidr);
25 int32_t rcar_pwrc_cpu_migrate_info(u_register_t *resident_cpu);
26 bool rcar_pwrc_mpidr_is_boot_cpu(u_register_t mpidr);
|
| /rk3399_ARM-atf/include/lib/psci/ |
| H A D | psci_lib.h | 24 void (*svc_on)(u_register_t target_cpu);
25 int32_t (*svc_off)(u_register_t __unused unused);
26 void (*svc_suspend)(u_register_t max_off_pwrlvl);
27 void (*svc_on_finish)(u_register_t __unused unused);
28 void (*svc_suspend_finish)(u_register_t max_off_pwrlvl, bool abandon);
29 int32_t (*svc_migrate)(u_register_t from_cpu, u_register_t to_cpu);
30 int32_t (*svc_migrate_info)(u_register_t *resident_cpu);
78 u_register_t psci_smc_handler(uint32_t smc_fid,
79 u_register_t x1,
80 u_register_t x2,
[all …]
|
| /rk3399_ARM-atf/plat/rockchip/common/ |
| H A D | rockchip_sip_svc.c | 24 u_register_t x1, in rockchip_plat_sip_handler()
25 u_register_t x2, in rockchip_plat_sip_handler()
26 u_register_t x3, in rockchip_plat_sip_handler()
27 u_register_t x4, in rockchip_plat_sip_handler()
30 u_register_t flags) in rockchip_plat_sip_handler()
40 u_register_t x1, in sip_smc_handler()
41 u_register_t x2, in sip_smc_handler()
42 u_register_t x3, in sip_smc_handler()
43 u_register_t x4, in sip_smc_handler()
46 u_register_t flags) in sip_smc_handler()
|
| /rk3399_ARM-atf/drivers/renesas/common/pwrc/ |
| H A D | pwrc.h | 41 extern u_register_t rcar_boot_mpidr;
44 void rcar_pwrc_disable_interrupt_wakeup(u_register_t mpidr);
45 void rcar_pwrc_enable_interrupt_wakeup(u_register_t mpidr);
47 void rcar_pwrc_clusteroff(u_register_t mpidr);
48 void rcar_pwrc_cpuoff(u_register_t mpidr);
49 void rcar_pwrc_cpuon(u_register_t mpidr);
50 int32_t rcar_pwrc_cpu_on_check(u_register_t mpidr);
53 uint32_t rcar_pwrc_get_cpu_wkr(u_register_t mpidr);
54 uint32_t rcar_pwrc_status(u_register_t mpidr);
56 uint32_t rcar_pwrc_get_mpidr_cluster(u_register_t mpidr);
|
| /rk3399_ARM-atf/plat/mediatek/drivers/emi/ |
| H A D | emi_ctrl.c | 71 static u_register_t sip_emidbg_control(u_register_t op_id, in sip_emidbg_control()
72 u_register_t x2, in sip_emidbg_control()
73 u_register_t x3, in sip_emidbg_control()
74 u_register_t x4, in sip_emidbg_control()
123 static u_register_t sip_emimpu_control(u_register_t op_id, in sip_emimpu_control()
124 u_register_t x2, in sip_emimpu_control()
125 u_register_t x3, in sip_emimpu_control()
126 u_register_t x4, in sip_emimpu_control()
157 static u_register_t sip_tee_emimpu_control(u_register_t op_id, in sip_tee_emimpu_control()
158 u_register_t x2, in sip_tee_emimpu_control()
[all …]
|
| /rk3399_ARM-atf/bl31/ |
| H A D | bl31_traps.c | 18 u_register_t flags __unused) in handle_sysreg_trap()
49 u_register_t hcr_el2 = read_hcr_el2(); in is_tge_enabled()
61 static bool is_secure_trap_without_sel2(u_register_t scr) in is_secure_trap_without_sel2()
66 static unsigned int target_el(unsigned int from_el, u_register_t scr) in target_el()
77 static u_register_t get_elr_el3(u_register_t spsr_el3, u_register_t vbar, unsigned int target_el) in get_elr_el3()
80 u_register_t elr_el3 = 0; in get_elr_el3()
115 u_register_t create_spsr(u_register_t old_spsr, unsigned int target_el) in create_spsr()
117 u_register_t new_spsr = 0; in create_spsr()
118 u_register_t sctlr; in create_spsr()
208 u_register_t gcscr; in create_spsr()
[all …]
|
| /rk3399_ARM-atf/plat/renesas/common/ |
| H A D | rcar_stack_protector.c | 12 #define RANDOM_CANARY_VALUE ((u_register_t)0xDFF5FC8A720E205EULL)
14 u_register_t plat_get_stack_protector_canary(void) in plat_get_stack_protector_canary()
18 u_register_t cnt; in plat_get_stack_protector_canary()
19 u_register_t seed; in plat_get_stack_protector_canary()
20 u_register_t mul; in plat_get_stack_protector_canary()
21 u_register_t ret; in plat_get_stack_protector_canary()
30 mul = (u_register_t)(val1 * seed); in plat_get_stack_protector_canary()
|
| /rk3399_ARM-atf/include/plat/arm/common/ |
| H A D | plat_arm.h | 238 int arm_psci_mem_protect_chk(uintptr_t base, u_register_t length);
241 int arm_check_mpidr(u_register_t mpidr);
249 void arm_bl2_early_platform_setup(u_register_t arg0, u_register_t arg1,
250 u_register_t arg2, u_register_t arg3);
273 void arm_bl31_early_platform_setup(u_register_t arg0, u_register_t arg1,
274 u_register_t arg2, u_register_t arg3);
292 void arm_tsp_early_platform_setup(u_register_t arg0, u_register_t arg1,
293 u_register_t arg2, u_register_t arg3);
296 void arm_sp_min_early_platform_setup(u_register_t arg0, u_register_t arg1,
297 u_register_t arg2, u_register_t arg3);
[all …]
|
| /rk3399_ARM-atf/lib/extensions/pmuv3/aarch64/ |
| H A D | pmuv3.c | 12 static u_register_t init_mdcr_el2_hpmn(u_register_t mdcr_el2) in init_mdcr_el2_hpmn()
24 static u_register_t mtpmu_disable_el3(u_register_t mdcr_el3) in mtpmu_disable_el3()
41 u_register_t mdcr_el2_val; in pmuv3_enable()
49 u_register_t mdcr_el3_val = read_ctx_reg(state, CTX_MDCR_EL3); in pmuv3_enable()
124 static u_register_t mtpmu_disable_el2(u_register_t mdcr_el2) in mtpmu_disable_el2()
139 u_register_t mdcr_el2 = read_mdcr_el2(); in pmuv3_init_el2_unused()
|
| /rk3399_ARM-atf/plat/mediatek/common/lpm/ |
| H A D | mt_lpm_dispatch.c | 19 u_register_t invoke_mt_lpm_dispatch(u_register_t x1, in invoke_mt_lpm_dispatch()
20 u_register_t x2, in invoke_mt_lpm_dispatch()
21 u_register_t x3, in invoke_mt_lpm_dispatch()
22 u_register_t x4, in invoke_mt_lpm_dispatch()
47 u_register_t invoke_mt_secure_lpm_dispatch(u_register_t x1, in invoke_mt_secure_lpm_dispatch()
48 u_register_t x2, in invoke_mt_secure_lpm_dispatch()
49 u_register_t x3, in invoke_mt_secure_lpm_dispatch()
50 u_register_t x4, in invoke_mt_secure_lpm_dispatch()
|
| /rk3399_ARM-atf/plat/mediatek/common/lpm_v2/ |
| H A D | mt_lpm_dispatch.c | 26 u_register_t invoke_mt_lpm_dispatch(u_register_t x1, u_register_t x2, in invoke_mt_lpm_dispatch()
27 u_register_t x3, u_register_t x4, in invoke_mt_lpm_dispatch()
48 u_register_t invoke_mt_secure_lpm_dispatch(u_register_t x1, u_register_t x2, in invoke_mt_secure_lpm_dispatch()
49 u_register_t x3, u_register_t x4, in invoke_mt_secure_lpm_dispatch()
|
| /rk3399_ARM-atf/drivers/st/ddr/ |
| H A D | stm32mp_ddr_test.c | 21 static void mmio_write_pattern(uintptr_t addr, u_register_t value) in mmio_write_pattern()
30 static u_register_t mmio_read_pattern(uintptr_t addr) in mmio_read_pattern()
33 return (u_register_t)mmio_read_64(addr); in mmio_read_pattern()
35 return (u_register_t)mmio_read_32(addr); in mmio_read_pattern()
46 u_register_t saved_value = mmio_read_pattern(STM32MP_DDR_BASE); in stm32mp_ddr_test_rw_access()
69 u_register_t pattern; in stm32mp_ddr_test_data_bus()
98 for (offset = sizeof(u_register_t); (offset & addressmask) != 0U; in stm32mp_ddr_test_addr_bus()
106 for (offset = sizeof(u_register_t); (offset & addressmask) != 0U; in stm32mp_ddr_test_addr_bus()
116 for (testoffset = sizeof(u_register_t); (testoffset & addressmask) != 0U; in stm32mp_ddr_test_addr_bus()
124 for (offset = sizeof(u_register_t); (offset & addressmask) != 0U; in stm32mp_ddr_test_addr_bus()
[all …]
|
| /rk3399_ARM-atf/plat/mediatek/drivers/iommu/ |
| H A D | mtk_iommu_smc.h | 12 u_register_t mtk_iommu_handler(u_register_t x1, u_register_t x2,
13 u_register_t x3, u_register_t x4,
|
| /rk3399_ARM-atf/plat/mediatek/drivers/slbc/mt8196/ |
| H A D | slbc.c | 20 static u_register_t slbc_kernel_handler(u_register_t x1, u_register_t x2, in slbc_kernel_handler()
21 u_register_t x3, u_register_t x4, in slbc_kernel_handler()
26 u_register_t ret = 0; in slbc_kernel_handler()
|
| /rk3399_ARM-atf/include/drivers/arm/fvp/ |
| H A D | fvp_pwrc.h | 45 void fvp_pwrc_write_pcoffr(u_register_t mpidr);
46 void fvp_pwrc_write_ppoffr(u_register_t mpidr);
47 void fvp_pwrc_write_pponr(u_register_t mpidr);
48 void fvp_pwrc_set_wen(u_register_t mpidr);
49 void fvp_pwrc_clr_wen(u_register_t mpidr);
50 unsigned int fvp_pwrc_read_psysr(u_register_t mpidr);
51 unsigned int fvp_pwrc_get_cpu_wkr(u_register_t mpidr);
|