Home
last modified time | relevance | path

Searched refs:psci_get_pstate_pwrlvl (Results 1 – 25 of 29) sorted by relevance

12

/rk3399_ARM-atf/plat/arm/common/
H A Darm_pm.c28 unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in arm_validate_power_state()
60 req_state->last_at_pwrlvl = psci_get_pstate_pwrlvl(power_state); in arm_validate_power_state()
/rk3399_ARM-atf/plat/imx/common/
H A Dimx8_psci.c35 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in imx_validate_power_state()
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/topology/default/
H A Dpwr.c81 if (psci_get_pstate_pwrlvl(psci_state) >= PLAT_MT_CPU_SUSPEND_CLUSTER) in pwr_domain_coordination()
/rk3399_ARM-atf/plat/mediatek/mt8195/
H A Dplat_pm.c69 if ((psci_get_pstate_pwrlvl(req_pstate) >= MTK_AFFLVL_CLUSTER) || in plat_cpu_pwrdwn_common()
297 unsigned int aff_lvl = psci_get_pstate_pwrlvl(power_state); in plat_validate_power_state()
/rk3399_ARM-atf/plat/mediatek/mt8192/
H A Dplat_pm.c69 if ((psci_get_pstate_pwrlvl(req_pstate) >= MTK_AFFLVL_CLUSTER) || in plat_cpu_pwrdwn_common()
299 unsigned int aff_lvl = psci_get_pstate_pwrlvl(power_state); in plat_validate_power_state()
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/topology/group_4_3_1/
H A Dpwr.c99 if (psci_get_pstate_pwrlvl(psci_state) >= PLAT_MT_CPU_SUSPEND_CLUSTER) in pwr_domain_coordination()
/rk3399_ARM-atf/plat/st/stm32mp1/
H A Dstm32mp1_pm.c163 if (psci_get_pstate_pwrlvl(power_state) != 0U) { in stm32_validate_power_state()
/rk3399_ARM-atf/plat/mediatek/mt8186/
H A Dplat_pm.c64 if ((psci_get_pstate_pwrlvl(req_pstate) >= MTK_AFFLVL_CLUSTER) || in plat_cpu_pwrdwn_common()
294 unsigned int aff_lvl = psci_get_pstate_pwrlvl(power_state); in plat_validate_power_state()
/rk3399_ARM-atf/plat/imx/imx8m/imx8mq/
H A Dimx8mq_psci.c24 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in imx_validate_power_state()
/rk3399_ARM-atf/plat/allwinner/common/
H A Dsunxi_scpi_pm.c149 unsigned int power_level = psci_get_pstate_pwrlvl(power_state); in sunxi_validate_power_state()
/rk3399_ARM-atf/plat/imx/imx8m/
H A Dimx8m_psci_common.c72 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in imx_validate_power_state()
/rk3399_ARM-atf/plat/renesas/rcar_gen5/
H A Dplat_pm.c165 uint32_t pwr_lvl = psci_get_pstate_pwrlvl(power_state); in rcar_validate_power_state()
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dhikey_pm.c218 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in hikey_validate_power_state()
/rk3399_ARM-atf/plat/imx/imx93/
H A Dimx93_psci.c41 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in imx_validate_power_state()
/rk3399_ARM-atf/plat/renesas/rcar_gen4/
H A Dplat_pm.c161 uint32_t pwr_lvl = psci_get_pstate_pwrlvl(power_state); in rcar_validate_power_state()
/rk3399_ARM-atf/plat/brcm/board/stingray/src/
H A Dbrcm_pm_ops.c348 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in brcm_validate_power_state()
/rk3399_ARM-atf/plat/imx/imx9/common/
H A Dimx9_psci_common.c48 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in imx_validate_power_state()
/rk3399_ARM-atf/plat/hisilicon/hikey960/
H A Dhikey960_pm.c142 unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in hikey960_validate_power_state()
/rk3399_ARM-atf/plat/ti/k3/common/
H A Dk3_psci.c231 unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in k3_validate_power_state()
/rk3399_ARM-atf/include/lib/psci/
H A Dpsci.h120 #define psci_get_pstate_pwrlvl(pstate) (((pstate) >> PSTATE_PWR_LVL_SHIFT) & \ macro
/rk3399_ARM-atf/plat/rockchip/common/
H A Dplat_pm.c134 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in rockchip_validate_power_state()
/rk3399_ARM-atf/plat/renesas/common/
H A Dplat_pm.c257 unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in rcar_validate_power_state()
/rk3399_ARM-atf/plat/imx/imx8ulp/
H A Dimx8ulp_psci.c456 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in imx_validate_power_state()
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/cpcv3_2/
H A Dmt_cpu_pm.c249 if (psci_get_pstate_pwrlvl(psci_state) >= PLAT_MT_CPU_SUSPEND_CLUSTER) { in cpupm_do_pstate_off()
/rk3399_ARM-atf/plat/mediatek/mt8173/
H A Dplat_pm.c473 int pwr_lvl = psci_get_pstate_pwrlvl(power_state); in plat_validate_power_state()

12