Home
last modified time | relevance | path

Searched refs:ap (Results 1 – 20 of 20) sorted by relevance

/rk3399_ARM-atf/include/drivers/marvell/
H A Dcache_llc.h15 #define LLC_CTRL(ap) (MVEBU_LLC_BASE(ap) + 0x100) argument
16 #define LLC_SECURE_CTRL(ap) (MVEBU_LLC_BASE(ap) + 0x10C) argument
17 #define LLC_SYNC(ap) (MVEBU_LLC_BASE(ap) + 0x700) argument
18 #define LLC_BANKED_MNT_AHR(ap) (MVEBU_LLC_BASE(ap) + 0x724) argument
19 #define LLC_INV_WAY(ap) (MVEBU_LLC_BASE(ap) + 0x77C) argument
20 #define LLC_BLK_ALOC(ap) (MVEBU_LLC_BASE(ap) + 0x78c) argument
21 #define LLC_CLEAN_WAY(ap) (MVEBU_LLC_BASE(ap) + 0x7BC) argument
22 #define LLC_CLEAN_INV_WAY(ap) (MVEBU_LLC_BASE(ap) + 0x7FC) argument
23 #define LLC_TCN_LOCK(ap, tc) (MVEBU_LLC_BASE(ap) + 0x920 + 4 * (tc)) argument
H A Dccu.h18 #define CCU_WIN_CR_OFFSET(ap, win) (MVEBU_CCU_BASE(ap) + 0x0 + \ argument
23 #define CCU_WIN_SCR_OFFSET(ap, win) (MVEBU_CCU_BASE(ap) + 0x4 + \ argument
28 #define CCU_WIN_ALR_OFFSET(ap, win) (MVEBU_CCU_BASE(ap) + 0x8 + \ argument
30 #define CCU_WIN_AHR_OFFSET(ap, win) (MVEBU_CCU_BASE(ap) + 0xC + \ argument
33 #define CCU_WIN_GCR_OFFSET(ap) (MVEBU_CCU_BASE(ap) + 0xD0) argument
/rk3399_ARM-atf/include/lib/libc/
H A Dstdarg.h15 #define va_start(ap, last) __builtin_va_start(ap, last) argument
16 #define va_end(ap) __builtin_va_end(ap) argument
/rk3399_ARM-atf/drivers/marvell/
H A Dgwin.c40 #define GWIN_CR_OFFSET(ap, win) (MVEBU_GWIN_BASE(ap) + 0x0 + \ argument
42 #define GWIN_ALR_OFFSET(ap, win) (MVEBU_GWIN_BASE(ap) + 0x8 + \ argument
44 #define GWIN_AHR_OFFSET(ap, win) (MVEBU_GWIN_BASE(ap) + 0xc + \ argument
47 #define CCU_GRU_CR_OFFSET(ap) (MVEBU_CCU_GRU_BASE(ap)) argument
H A Dio_win.c34 #define IO_WIN_ALR_OFFSET(ap, win) (MVEBU_IO_WIN_BASE(ap) + 0x0 + \ argument
36 #define IO_WIN_AHR_OFFSET(ap, win) (MVEBU_IO_WIN_BASE(ap) + 0x8 + \ argument
38 #define IO_WIN_CR_OFFSET(ap, win) (MVEBU_IO_WIN_BASE(ap) + 0xC + \ argument
/rk3399_ARM-atf/plat/marvell/armada/a8k/common/include/
H A Da8k_plat_def.h30 #define MVEBU_REGS_BASE_AP(ap) MVEBU_REGS_BASE argument
31 #define MVEBU_AP_IO_BASE(ap) 0xF2000000 argument
70 #define MVEBU_AP_MC_TRUSTZONE_REG_LOW(ap, win) (MVEBU_REGS_BASE_AP(ap) + \ argument
72 #define MVEBU_AP_MC_TRUSTZONE_REG_HIGH(ap, win) (MVEBU_REGS_BASE_AP(ap) + \ argument
/rk3399_ARM-atf/plat/arm/board/tc/
H A Drse_ap_test_stubs.c109 va_list ap; in tfm_log_printf() local
111 va_start(ap, fmt); in tfm_log_printf()
112 count = vprintf(fmt, ap); in tfm_log_printf()
113 va_end(ap); in tfm_log_printf()
/rk3399_ARM-atf/tools/fiptool/
H A Dfiptool.c61 static void vlog(int prio, const char *msg, va_list ap) in vlog() argument
66 vfprintf(stderr, msg, ap); in vlog()
72 va_list ap; in log_dbgx() local
74 va_start(ap, msg); in log_dbgx()
75 vlog(LOG_DBG, msg, ap); in log_dbgx()
76 va_end(ap); in log_dbgx()
81 va_list ap; in log_warnx() local
83 va_start(ap, msg); in log_warnx()
84 vlog(LOG_WARN, msg, ap); in log_warnx()
85 va_end(ap); in log_warnx()
[all …]
/rk3399_ARM-atf/plat/marvell/armada/a8k/a80x0/board/
H A Dmarvell_plat_config.c146 uint32_t marvell_get_ccu_gcr_target(int ap) in marvell_get_ccu_gcr_target() argument
151 int marvell_get_ccu_memory_map(int ap, struct addr_map_win **win, in marvell_get_ccu_memory_map() argument
/rk3399_ARM-atf/plat/rockchip/rk3399/drivers/dram/
H A Ddfs.h15 unsigned char ap; member
H A Ddfs.c61 .ap = 0,
68 .ap = 0,
75 .ap = 0,
199 ptiming_config->ap = ddr3_default_config.ap; in sdram_timing_cfg_init()
203 ptiming_config->ap = lpddr3_default_config.ap; in sdram_timing_cfg_init()
207 ptiming_config->ap = lpddr4_default_config.ap; in sdram_timing_cfg_init()
H A Ddram_spec_timing.h190 uint32_t ap; member
/rk3399_ARM-atf/plat/marvell/armada/a8k/a70x0_mochabin/board/
H A Dmarvell_plat_config.c119 uint32_t marvell_get_ccu_gcr_target(int ap) in marvell_get_ccu_gcr_target() argument
/rk3399_ARM-atf/plat/marvell/armada/a8k/a70x0/board/
H A Dmarvell_plat_config.c117 uint32_t marvell_get_ccu_gcr_target(int ap) in marvell_get_ccu_gcr_target() argument
/rk3399_ARM-atf/plat/marvell/armada/a8k/a70x0_amc/board/
H A Dmarvell_plat_config.c108 uint32_t marvell_get_ccu_gcr_target(int ap) in marvell_get_ccu_gcr_target() argument
/rk3399_ARM-atf/plat/marvell/octeontx/otx2/t91/t9130/board/
H A Dmarvell_plat_config.c168 uint32_t marvell_get_ccu_gcr_target(int ap) in marvell_get_ccu_gcr_target() argument
/rk3399_ARM-atf/plat/marvell/armada/a8k/a80x0_mcbin/board/
H A Dmarvell_plat_config.c176 uint32_t marvell_get_ccu_gcr_target(int ap) in marvell_get_ccu_gcr_target() argument
/rk3399_ARM-atf/plat/marvell/octeontx/otx2/t91/t9130_cex7_eval/board/
H A Dmarvell_plat_config.c200 uint32_t marvell_get_ccu_gcr_target(int ap) in marvell_get_ccu_gcr_target() argument
/rk3399_ARM-atf/plat/marvell/armada/a8k/a80x0_puzzle/board/
H A Dmarvell_plat_config.c177 uint32_t marvell_get_ccu_gcr_target(int ap) in marvell_get_ccu_gcr_target() argument
/rk3399_ARM-atf/
H A DMakefile1061 $(if ${BL2U}, $(eval $(call TOOL_ADD_IMG,bl2u,--ap-fwu-cfg,FWU_)),\
1062 $(eval $(call MAKE_BL,bl2u,ap-fwu-cfg,FWU_)))