Home
last modified time | relevance | path

Searched refs:BL32_EXTRA2_IMAGE_ID (Results 1 – 25 of 44) sorted by relevance

12

/rk3399_ARM-atf/plat/st/stm32mp1/include/
H A Dplat_tbbr_img_def.h15 #undef BL32_EXTRA2_IMAGE_ID
31 #define BL32_EXTRA2_IMAGE_ID U(9) macro
/rk3399_ARM-atf/plat/arm/common/fconf/
H A Darm_fconf_io.c79 [BL32_EXTRA2_IMAGE_ID] = {UUID_SECURE_PAYLOAD_BL32_EXTRA2},
202 [BL32_EXTRA2_IMAGE_ID] = {
204 (uintptr_t)&arm_uuid_spec[BL32_EXTRA2_IMAGE_ID],
218 [BL32_EXTRA2_IMAGE_ID] = {
220 (uintptr_t)&arm_uuid_spec[BL32_EXTRA2_IMAGE_ID],
405 {BL32_EXTRA2_IMAGE_ID, "bl32_extra2_uuid"},
/rk3399_ARM-atf/plat/st/common/
H A Dstm32mp_fconf_io.c122 {BL32_EXTRA2_IMAGE_ID, "bl32_extra2_uuid"},
187 case BL32_EXTRA2_IMAGE_ID: in fconf_populate_stm32mp_io_policies()
/rk3399_ARM-atf/include/export/common/tbbr/
H A Dtbbr_img_def_exp.h65 #define BL32_EXTRA2_IMAGE_ID U(22) macro
/rk3399_ARM-atf/plat/imx/imx8m/imx8mp/
H A Dimx8mp_bl2_el3_setup.c90 paged_mem_params = get_bl_mem_params_node(BL32_EXTRA2_IMAGE_ID); in bl2_plat_handle_post_image_load()
H A Dimx8mp_bl2_mem_params_desc.c59 .image_id = BL32_EXTRA2_IMAGE_ID,
/rk3399_ARM-atf/plat/arm/board/juno/
H A Djuno_bl2_measured_boot.c34 { BL32_EXTRA2_IMAGE_ID, MBOOT_BL32_EXTRA2_IMAGE_STRING, PCR_0 },
/rk3399_ARM-atf/plat/imx/imx8m/
H A Dimx8m_measured_boot.c28 { BL32_EXTRA2_IMAGE_ID, MBOOT_BL32_EXTRA2_IMAGE_STRING, PCR_0 },
/rk3399_ARM-atf/plat/imx/imx7/common/
H A Dimx7_bl2_mem_params_desc.c46 .image_id = BL32_EXTRA2_IMAGE_ID,
H A Dimx7_bl2_el3_common.c70 paged_mem_params = get_bl_mem_params_node(BL32_EXTRA2_IMAGE_ID); in bl2_plat_handle_post_image_load()
/rk3399_ARM-atf/plat/imx/imx8m/imx8mm/
H A Dimx8mm_bl2_el3_setup.c116 paged_mem_params = get_bl_mem_params_node(BL32_EXTRA2_IMAGE_ID); in bl2_plat_handle_post_image_load()
H A Dimx8mm_bl2_mem_params_desc.c59 .image_id = BL32_EXTRA2_IMAGE_ID,
/rk3399_ARM-atf/plat/marvell/armada/common/
H A Dmarvell_bl2_setup.c115 paged_mem_params = get_bl_mem_params_node(BL32_EXTRA2_IMAGE_ID); in marvell_bl2_handle_post_image_load()
/rk3399_ARM-atf/plat/qemu/qemu/
H A Dqemu_measured_boot.c34 { BL32_EXTRA2_IMAGE_ID, MBOOT_BL32_EXTRA2_IMAGE_STRING, PCR_0 },
/rk3399_ARM-atf/plat/st/stm32mp1/
H A Dplat_bl2_mem_params_desc.c74 .image_id = BL32_EXTRA2_IMAGE_ID,
H A Dbl2_plat_setup.c469 paged_mem_params = get_bl_mem_params_node(BL32_EXTRA2_IMAGE_ID); in bl2_plat_handle_post_image_load()
502 paged_mem_params = get_bl_mem_params_node(BL32_EXTRA2_IMAGE_ID); in bl2_plat_handle_post_image_load()
/rk3399_ARM-atf/plat/rpi/rpi3/
H A Drpi3_bl2_setup.c136 paged_mem_params = get_bl_mem_params_node(BL32_EXTRA2_IMAGE_ID); in bl2_plat_handle_post_image_load()
/rk3399_ARM-atf/plat/qemu/common/
H A Dqemu_io_storage.c155 [BL32_EXTRA2_IMAGE_ID] = {
264 [BL32_EXTRA2_IMAGE_ID] = {
280 [BL32_EXTRA2_IMAGE_ID] = {
/rk3399_ARM-atf/plat/rpi/rpi3/aarch64/
H A Drpi3_bl2_mem_params_desc.c94 .image_id = BL32_EXTRA2_IMAGE_ID,
/rk3399_ARM-atf/plat/hisilicon/poplar/
H A Dbl2_plat_setup.c119 paged_mem_params = get_bl_mem_params_node(BL32_EXTRA2_IMAGE_ID); in poplar_bl2_handle_post_image_load()
H A Dbl2_plat_mem_params_desc.c128 .image_id = BL32_EXTRA2_IMAGE_ID,
/rk3399_ARM-atf/plat/marvell/armada/common/aarch64/
H A Dmarvell_bl2_mem_params_desc.c129 .image_id = BL32_EXTRA2_IMAGE_ID,
/rk3399_ARM-atf/plat/hisilicon/hikey/
H A Dhikey_bl2_mem_params_desc.c128 .image_id = BL32_EXTRA2_IMAGE_ID,
/rk3399_ARM-atf/plat/hisilicon/hikey960/
H A Dhikey960_bl2_mem_params_desc.c128 .image_id = BL32_EXTRA2_IMAGE_ID,
/rk3399_ARM-atf/fdts/
H A Dstm32mp1-cot-descriptors.dtsi124 image-id = <BL32_EXTRA2_IMAGE_ID>;

12