Home
last modified time | relevance | path

Searched refs:PORT_SCR_CTL (Results 1 – 8 of 8) sorted by relevance

/OK3568_Linux_fs/kernel/drivers/phy/marvell/
H A Dphy-berlin-sata.c18 #define PORT_SCR_CTL 0x2c macro
121 regval = readl(ctrl_reg + PORT_SCR_CTL); in phy_berlin_sata_power_on()
124 writel(regval, ctrl_reg + PORT_SCR_CTL); in phy_berlin_sata_power_on()
/OK3568_Linux_fs/u-boot/board/highbank/
H A Dahci.c190 writel(0x301, port_mmio + PORT_SCR_CTL); in ahci_link_up()
192 writel(0x300, port_mmio + PORT_SCR_CTL); in ahci_link_up()
/OK3568_Linux_fs/u-boot/drivers/ata/
H A Dsata_ceva.c109 writel(tmp, mmio + PORT_SCR_CTL + PORT_BASE + PORT_OFFSET * i); in ceva_init_sata()
/OK3568_Linux_fs/u-boot/include/
H A Dahci.h57 #define PORT_SCR_CTL 0x2c /* SATA phy register: SControl */ macro
/OK3568_Linux_fs/kernel/drivers/ata/
H A Dahci_ceva.c182 writel(tmp, mmio + PORT_SCR_CTL + PORT_BASE + PORT_OFFSET * i); in ahci_ceva_setup()
H A Dahci.h124 PORT_SCR_CTL = 0x2c, /* SATA phy register: SControl */ enumerator
H A Dlibahci.c585 [SCR_CONTROL] = PORT_SCR_CTL, in ahci_scr_offset()
833 scontrol = readl(port_mmio + PORT_SCR_CTL); in ahci_power_down()
835 writel(scontrol, port_mmio + PORT_SCR_CTL); in ahci_power_down()
/OK3568_Linux_fs/kernel/drivers/block/mtip32xx/
H A Dmtip32xx.c411 writel(readl(port->mmio + PORT_SCR_CTL) | in mtip_restart_port()
412 1, port->mmio + PORT_SCR_CTL); in mtip_restart_port()
413 readl(port->mmio + PORT_SCR_CTL); in mtip_restart_port()
424 writel(readl(port->mmio + PORT_SCR_CTL) & ~1, in mtip_restart_port()
425 port->mmio + PORT_SCR_CTL); in mtip_restart_port()
426 readl(port->mmio + PORT_SCR_CTL); in mtip_restart_port()