| /OK3568_Linux_fs/u-boot/arch/arm/mach-omap2/omap3/ |
| H A D | sdrc.c | 173 write_sdrc_timings(CS1, sdrc_actim_base1, &timings); in do_sdrc_init() 184 if (cs == CS1) { in do_sdrc_init() 211 do_sdrc_init(CS1, NOT_EARLY); in dram_init() 212 size1 = get_sdr_cs_size(CS1); in dram_init() 224 size1 = get_sdr_cs_size(CS1); in dram_init_banksize() 228 gd->bd->bi_dram[1].start = PHYS_SDRAM_1 + get_sdr_cs_offset(CS1); in dram_init_banksize()
|
| H A D | emif4.c | 139 size1 = get_sdr_cs_size(CS1); in dram_init() 150 size1 = get_sdr_cs_size(CS1); in dram_init_banksize() 154 gd->bd->bi_dram[1].start = PHYS_SDRAM_1 + get_sdr_cs_offset(CS1); in dram_init_banksize()
|
| /OK3568_Linux_fs/kernel/sound/soc/intel/catpt/ |
| H A D | dsp.c | 222 catpt_updatel_shim(cdev, CS1, CATPT_CS_STALL, val); in catpt_dsp_stall() 224 return catpt_readl_poll_shim(cdev, CS1, in catpt_dsp_stall() 234 catpt_updatel_shim(cdev, CS1, CATPT_CS_RST, val); in catpt_dsp_reset() 236 return catpt_readl_poll_shim(cdev, CS1, in catpt_dsp_reset() 265 reg = catpt_readl_shim(cdev, CS1) & CATPT_CS_LPCS; in catpt_dsp_select_lpclock() 298 catpt_updatel_shim(cdev, CS1, mask, val); in catpt_dsp_select_lpclock() 329 catpt_writel_shim(cdev, CS1, CATPT_CS_DEFAULT); in catpt_dsp_set_regs_defaults() 362 catpt_updatel_shim(cdev, CS1, CATPT_CS_SBCS(0) | CATPT_CS_SBCS(1), in lpt_dsp_power_down() 390 catpt_updatel_shim(cdev, CS1, in lpt_dsp_power_up() 412 catpt_updatel_shim(cdev, CS1, CATPT_CS_SBCS(0) | CATPT_CS_SBCS(1), in wpt_dsp_power_down() [all …]
|
| /OK3568_Linux_fs/kernel/Documentation/ABI/testing/ |
| H A D | sysfs-class-watchdog | 98 chip at CS1. 101 from (CS0->CS1, CS1->CS0) to (CS0->CS0, 102 CS1->CS1). 108 For alternate boot mode (booted from CS1 due to wdt2
|
| /OK3568_Linux_fs/kernel/drivers/staging/fbtft/ |
| H A D | fb_agm1264k-fl.c | 33 #define CS1 gpio.aux[1] macro 119 if (!par->CS1) { in verify_gpios() 149 par->CS1 = gpio->gpio; in request_gpios_match() 198 gpiod_set_value(par->CS1, 1); in write_reg8_bus8() 202 gpiod_set_value(par->CS1, 0); in write_reg8_bus8() 401 gpiod_set_value(par->CS1, 0); in write_vmem()
|
| /OK3568_Linux_fs/u-boot/doc/ |
| H A D | README.fsl-ddr | 31 |Controller | None | 2x1 lower | 2x1 upper | {CS0+CS1}, | {CS0+CS1+ | 32 |Interleaving | | {CS0+CS1} | {CS2+CS3} | {CS2+CS3} | CS2+CS3} | 37 | |CS0 Only| | | {CS0+CS1} | | 40 | |CS0 Only| | | {CS0+CS1} | | 43 | |CS0 Only| | | {CS0+CS1} | | 46 | | | | | {CS0+CS1} | | 49 interleaving using "2x2" rank interleaving, it only interleaves {CS0+CS1} 408 DDR Chip-Select Interleaving Mode: CS0+CS1
|
| /OK3568_Linux_fs/u-boot/board/Marvell/openrd/ |
| H A D | kwbimage.cfg | 130 DATA 0xFFD0150C 0x0FFFFFF5 # CS[1]n Size 256Mb Window enabled for CS1 136 # bit3-0: 0010, (read) M_ODT[0] is asserted during read from DRAM CS1 138 # bit19-16: 0010, (write) M_ODT[0] is asserted during write to DRAM CS1.
|
| /OK3568_Linux_fs/u-boot/board/freescale/mpc8315erdb/ |
| H A D | README | 38 0xe060_0000 0xe060_7fff NAND FLASH (CS1) 32K 42 is CS1.
|
| /OK3568_Linux_fs/u-boot/board/freescale/mpc8313erdb/ |
| H A D | README | 38 0xe280_0000 0xe280_7fff NAND FLASH (CS1) 32K 45 is CS1.
|
| /OK3568_Linux_fs/u-boot/board/renesas/sh7785lcr/ |
| H A D | README.sh7785lcr | 26 0x04000000 - 0x05ffffff(CS1) | PLD | PLD 27 0x06000000 - 0x07ffffff(CS1) | reserved | I2C
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/memory-controllers/ti/ |
| H A D | emif.txt | 39 - cs1-used : Have this property if CS1 of this EMIF 41 part attached to CS1, it should be the same type as the one on CS0,
|
| /OK3568_Linux_fs/u-boot/board/d-link/dns325/ |
| H A D | kwbimage.cfg | 152 DATA 0xFFD0150C 0x0FFFFFF5 # CS[1]n Size 256Mb Window enabled for CS1 155 # bit3-2: 1, CS1 hit selected 166 # bit19-16: 0b0011, (write) M_ODT[0] is asserted during write to DRAM CS0 and CS1
|
| /OK3568_Linux_fs/kernel/arch/arm/boot/dts/ |
| H A D | omap3430-sdp.dts | 51 <1 0 0x28000000 0x1000000>, /* CS1: 16MB for NAND */ 104 reg = <1 0 4>; /* CS1, offset 0, IO size 4 */
|
| H A D | armada-370-xp.dtsi | 271 <MBUS_ID(0x01, 0x5e) 0 0xffffffff>, /* CS1 */ 289 <MBUS_ID(0x01, 0x5a) 0 0xffffffff>, /* CS1 */
|
| H A D | armada-388-clearfog.dts | 176 * CS1:
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/mtd/ |
| H A D | tango-nand.txt | 34 reg = <1>; /* CS1 */
|
| H A D | ti,am654-hbmc.txt | 43 <0x1 0x0 0x5 0x04000000 0x4000000>; /* CS1 - 64MB */
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/microchip/ |
| H A D | sparx5_pcb125.dts | 61 reg = <1>; /* CS1 */
|
| /OK3568_Linux_fs/u-boot/board/iomega/iconnect/ |
| H A D | kwbimage.cfg | 136 # bit3-0: ODT0Rd, MODT[0] asserted during read from DRAM CS1 138 # bit19-16:2, ODT0Wr, MODT[0] asserted during write to DRAM CS1
|
| /OK3568_Linux_fs/u-boot/board/raidsonic/ib62x0/ |
| H A D | kwbimage.cfg | 137 # bit3-0: ODT0Rd, MODT[0] asserted during read from DRAM CS1 139 # bit19-16:2, ODT0Wr, MODT[0] asserted during write to DRAM CS1
|
| /OK3568_Linux_fs/u-boot/board/cloudengines/pogo_e02/ |
| H A D | kwbimage.cfg | 140 # bit3-0: 2, ODT0Rd, MODT[0] asserted during read from DRAM CS1 142 # bit19-16:2, ODT0Wr, MODT[0] asserted during write to DRAM CS1
|
| /OK3568_Linux_fs/u-boot/board/amazon/kc1/ |
| H A D | kc1.c | 57 if (cs == CS1) in emif_get_device_details()
|
| /OK3568_Linux_fs/kernel/arch/arm64/boot/dts/ti/ |
| H A D | k3-j7200-som-p0.dtsi | 59 <0x01 0x00 0x05 0x04000000 0x800000>; /* 8MB RAM on CS1 */
|
| /OK3568_Linux_fs/kernel/arch/powerpc/boot/dts/ |
| H A D | motionpro.dts | 94 // 8-bit DualPort SRAM on LocalPlus Bus CS1
|
| /OK3568_Linux_fs/u-boot/board/keymile/km83xx/ |
| H A D | README.kmeter1 | 16 0x8000_0000 8 bit 256KB GPIO/PIGGY on CS1
|