Home
last modified time | relevance | path

Searched refs:CONFIG_SYS_FPGA_BASE (Results 1 – 9 of 9) sorted by relevance

/OK3568_Linux_fs/u-boot/board/socrates/
H A Dtlb.c57 #if defined(CONFIG_SYS_FPGA_BASE)
62 SET_TLB_ENTRY(1, CONFIG_SYS_FPGA_BASE, CONFIG_SYS_FPGA_BASE,
H A Dsocrates.c245 val[i++] = CONFIG_SYS_FPGA_BASE; in ft_board_setup()
380 reg = in_be32((void *)(CONFIG_SYS_FPGA_BASE + 0x0c)); in board_backlight_brightness()
382 out_be32((void *)(CONFIG_SYS_FPGA_BASE + 0x0c), in board_backlight_brightness()
390 reg = in_be32((void *)(CONFIG_SYS_FPGA_BASE + 0x0c)); in board_backlight_brightness()
392 out_be32((void *)(CONFIG_SYS_FPGA_BASE + 0x0c), reg); in board_backlight_brightness()
H A Dlaw.c38 #if defined(CONFIG_SYS_FPGA_BASE)
39 SET_LAW(CONFIG_SYS_FPGA_BASE, LAW_SIZE_1M, LAW_TRGT_IF_LBC),
/OK3568_Linux_fs/u-boot/include/configs/
H A DBSC9132QDS.h301 #define CONFIG_SYS_FPGA_BASE 0xffb00000 macro
303 #define QIXIS_BASE CONFIG_SYS_FPGA_BASE
314 #define CONFIG_SYS_FPGA_BASE_PHYS CONFIG_SYS_FPGA_BASE
316 #define CONFIG_SYS_CSPR2 (CSPR_PHYS_ADDR(CONFIG_SYS_FPGA_BASE) \
H A Dsocrates.h147 #define CONFIG_SYS_FPGA_BASE 0xc0000000 macro
153 #define CONFIG_SYS_NAND_BASE (CONFIG_SYS_FPGA_BASE + 0x70)
H A Dhrcon.h269 #define CONFIG_SYS_FPGA_BASE(k) CONFIG_SYS_FPGA0_BASE macro
H A Dstrider.h268 #define CONFIG_SYS_FPGA_BASE(k) CONFIG_SYS_FPGA0_BASE macro
/OK3568_Linux_fs/u-boot/board/freescale/bsc9132qds/
H A Dtlb.c78 #ifdef CONFIG_SYS_FPGA_BASE
80 SET_TLB_ENTRY(1, CONFIG_SYS_FPGA_BASE, CONFIG_SYS_FPGA_BASE_PHYS,
/OK3568_Linux_fs/u-boot/scripts/
H A Dconfig_whitelist.txt2978 CONFIG_SYS_FPGA_BASE