"682e09ff9f3514e79ee3382988b74f63b4bdd06b" (history) in projects: rk3399_rockchip-uboot

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched hist:"682 e09ff9f3514e79ee3382988b74f63b4bdd06b" (Results 1 – 7 of 7) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-uniphier/clk/
H A D	pll.h	`682e09ff9f3514e79ee3382988b74f63b4bdd06b Fri Sep 16 18:33:11 UTC 2016 Masahiro Yamada <yamada.masahiro@socionext.com> ARM: uniphier: add PLL init code for LD20 SoC Initialize the DPLL (PLL for DRAM) in SPL, and others in U-Boot proper. Split the common code into pll-base-ld20.c for easier re-use. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>`
H A D	pll-base-ld20.c	`682e09ff9f3514e79ee3382988b74f63b4bdd06b Fri Sep 16 18:33:11 UTC 2016 Masahiro Yamada <yamada.masahiro@socionext.com> ARM: uniphier: add PLL init code for LD20 SoC Initialize the DPLL (PLL for DRAM) in SPL, and others in U-Boot proper. Split the common code into pll-base-ld20.c for easier re-use. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>`
H A D	pll-ld20.c	`682e09ff9f3514e79ee3382988b74f63b4bdd06b Fri Sep 16 18:33:11 UTC 2016 Masahiro Yamada <yamada.masahiro@socionext.com> ARM: uniphier: add PLL init code for LD20 SoC Initialize the DPLL (PLL for DRAM) in SPL, and others in U-Boot proper. Split the common code into pll-base-ld20.c for easier re-use. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>`
H A D	Makefile	`682e09ff9f3514e79ee3382988b74f63b4bdd06b Fri Sep 16 18:33:11 UTC 2016 Masahiro Yamada <yamada.masahiro@socionext.com> ARM: uniphier: add PLL init code for LD20 SoC Initialize the DPLL (PLL for DRAM) in SPL, and others in U-Boot proper. Split the common code into pll-base-ld20.c for easier re-use. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>`
/rk3399_rockchip-uboot/arch/arm/mach-uniphier/
H A D	sc64-regs.h	`682e09ff9f3514e79ee3382988b74f63b4bdd06b Fri Sep 16 18:33:11 UTC 2016 Masahiro Yamada <yamada.masahiro@socionext.com> ARM: uniphier: add PLL init code for LD20 SoC Initialize the DPLL (PLL for DRAM) in SPL, and others in U-Boot proper. Split the common code into pll-base-ld20.c for easier re-use. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>`
H A D	board_init.c	`682e09ff9f3514e79ee3382988b74f63b4bdd06b Fri Sep 16 18:33:11 UTC 2016 Masahiro Yamada <yamada.masahiro@socionext.com> ARM: uniphier: add PLL init code for LD20 SoC Initialize the DPLL (PLL for DRAM) in SPL, and others in U-Boot proper. Split the common code into pll-base-ld20.c for easier re-use. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>`
H A D	init.h	`682e09ff9f3514e79ee3382988b74f63b4bdd06b Fri Sep 16 18:33:11 UTC 2016 Masahiro Yamada <yamada.masahiro@socionext.com> ARM: uniphier: add PLL init code for LD20 SoC Initialize the DPLL (PLL for DRAM) in SPL, and others in U-Boot proper. Split the common code into pll-base-ld20.c for easier re-use. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>`