Home
last modified time | relevance | path

Searched hist:"623 f6140fc8eaa547d477179b67ca2fde2720fe4" (Results 1 – 5 of 5) sorted by relevance

/rk3399_ARM-atf/services/std_svc/spmd/
H A Dspmd_main.c623f6140fc8eaa547d477179b67ca2fde2720fe4 Wed Feb 22 16:53:50 UTC 2023 Andre Przywara <andre.przywara@arm.com> refactor(cpufeat): align FEAT_SEL2 to new feature handling

In ARMv8.4, the EL2 exception level got added to the secure world.
Adapt and rename the existing is_armv8_4_sel2_present() function, to
align its handling with the other CPU features.

Change-Id: If11e1942fdeb63c63f36ab9e89be810347d1a952
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
/rk3399_ARM-atf/common/
H A Dfeat_detect.c623f6140fc8eaa547d477179b67ca2fde2720fe4 Wed Feb 22 16:53:50 UTC 2023 Andre Przywara <andre.przywara@arm.com> refactor(cpufeat): align FEAT_SEL2 to new feature handling

In ARMv8.4, the EL2 exception level got added to the secure world.
Adapt and rename the existing is_armv8_4_sel2_present() function, to
align its handling with the other CPU features.

Change-Id: If11e1942fdeb63c63f36ab9e89be810347d1a952
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
/rk3399_ARM-atf/include/arch/aarch64/
H A Darch_features.h623f6140fc8eaa547d477179b67ca2fde2720fe4 Wed Feb 22 16:53:50 UTC 2023 Andre Przywara <andre.przywara@arm.com> refactor(cpufeat): align FEAT_SEL2 to new feature handling

In ARMv8.4, the EL2 exception level got added to the secure world.
Adapt and rename the existing is_armv8_4_sel2_present() function, to
align its handling with the other CPU features.

Change-Id: If11e1942fdeb63c63f36ab9e89be810347d1a952
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
/rk3399_ARM-atf/lib/el3_runtime/aarch64/
H A Dcontext_mgmt.c623f6140fc8eaa547d477179b67ca2fde2720fe4 Wed Feb 22 16:53:50 UTC 2023 Andre Przywara <andre.przywara@arm.com> refactor(cpufeat): align FEAT_SEL2 to new feature handling

In ARMv8.4, the EL2 exception level got added to the secure world.
Adapt and rename the existing is_armv8_4_sel2_present() function, to
align its handling with the other CPU features.

Change-Id: If11e1942fdeb63c63f36ab9e89be810347d1a952
Signed-off-by: Andre Przywara <andre.przywara@arm.com>
/rk3399_ARM-atf/plat/arm/board/fvp/
H A Dplatform.mk623f6140fc8eaa547d477179b67ca2fde2720fe4 Wed Feb 22 16:53:50 UTC 2023 Andre Przywara <andre.przywara@arm.com> refactor(cpufeat): align FEAT_SEL2 to new feature handling

In ARMv8.4, the EL2 exception level got added to the secure world.
Adapt and rename the existing is_armv8_4_sel2_present() function, to
align its handling with the other CPU features.

Change-Id: If11e1942fdeb63c63f36ab9e89be810347d1a952
Signed-off-by: Andre Przywara <andre.przywara@arm.com>