| /OK3568_Linux_fs/kernel/sound/pci/ |
| H A D | es1968.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 9 * Rewritted from card-es1938.c source. 27 * encoding. The codecs are almost always AC-97 compliant codecs, 88 #include <linux/dma-mapping.h> 102 #include <media/drv-intf/tea575x.h> 119 static int index[SNDRV_CARDS] = SNDRV_DEFAULT_IDX; /* Index 1-MAX */ 121 static bool enable[SNDRV_CARDS] = SNDRV_DEFAULT_ENABLE_PNP; /* Enable this card */ variable 122 static int total_bufsize[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = 1024 }; 123 static int pcm_substreams_p[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = 4 }; 124 static int pcm_substreams_c[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = 1 }; [all …]
|
| /OK3568_Linux_fs/buildroot/package/efl/ |
| H A D | Config.in | 4 depends on BR2_HOST_GCC_AT_LEAST_4_9 # host-efl 29 bool "Enable bullet support" 40 bool "Enable eeze (udev) support (recommended)" 53 bool "Enable fontconfig support (recommended)" 59 /path/file.ttf' will work alongside some old-school ttf file 66 bool "Enable gstreamer1 support (recommended)" 76 bool "Enable libfribidi support (recommended)" 80 Fribidi is used for handling right-to-left text (like 89 bool "Enable elput support (recommended)" 91 depends on BR2_PACKAGE_HAS_UDEV # libinput, efl-eeze [all …]
|
| /OK3568_Linux_fs/kernel/drivers/dma/ |
| H A D | mpc512x_dma.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 11 * written by Hongjun Chen <hong-jun.chen@freescale.com>. 22 * - chunked transfers (described by s/g lists with more than one item) are 24 * - transfers on MPC8308 always start from software as this SoC does not have 26 * - memory <-> I/O memory transfer chunks of sizes of 1, 2, 4, 16 (for 35 #include <linux/dma-mapping.h> 98 u32 dmaerqh; /* DMA enable request high(channels 63~32) */ 99 u32 dmaerql; /* DMA enable request low(channels 31~0) */ 100 u32 dmaeeih; /* DMA enable error interrupt high(ch63~32) */ 101 u32 dmaeeil; /* DMA enable error interrupt low(ch31~0) */ [all …]
|
| /OK3568_Linux_fs/kernel/drivers/staging/vc04_services/bcm2835-camera/ |
| H A D | bcm2835-camera.c | 1 // SPDX-License-Identifier: GPL-2.0 18 #include <media/videobuf2-vmalloc.h> 19 #include <media/videobuf2-dma-contig.h> 20 #include <media/v4l2-device.h> 21 #include <media/v4l2-ioctl.h> 22 #include <media/v4l2-ctrls.h> 23 #include <media/v4l2-fh.h> 24 #include <media/v4l2-event.h> 25 #include <media/v4l2-common.h> 29 #include "mmal-common.h" [all …]
|
| /OK3568_Linux_fs/kernel/drivers/clk/bcm/ |
| H A D | clk-cygnus.c | 16 #include <linux/clk-provider.h> 23 #include <dt-bindings/clock/bcm-cygnus.h> 24 #include "clk-iproc.h" 33 #define ASIU_DIV_VAL(o, es, hs, hw, ls, lw) \ argument 34 { .offset = o, .en_shift = es, .high_shift = hs, \ 46 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \ argument 49 #define ASIU_GATE_VAL(o, es) { .offset = o, .en_shift = es } argument 55 CLK_OF_DECLARE(cygnus_armpll, "brcm,cygnus-armpll", cygnus_armpll_init); 75 .enable = ENABLE_VAL(0x4, 6, 0, 12), 81 .enable = ENABLE_VAL(0x4, 7, 1, 13), [all …]
|
| H A D | clk-nsp.c | 16 #include <linux/clk-provider.h> 21 #include <dt-bindings/clock/bcm-nsp.h> 22 #include "clk-iproc.h" 36 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \ argument 43 CLK_OF_DECLARE(nsp_armpll, "brcm,nsp-armpll", nsp_armpll_init); 60 .enable = ENABLE_VAL(0x4, 12, 6, 18), 66 .enable = ENABLE_VAL(0x4, 13, 7, 19), 72 .enable = ENABLE_VAL(0x4, 14, 8, 20), 78 .enable = ENABLE_VAL(0x4, 15, 9, 21), 84 .enable = ENABLE_VAL(0x4, 16, 10, 22), [all …]
|
| /OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/regulator/ |
| H A D | richtek,rtmv20-regulator.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/regulator/richtek,rtmv20-regulator.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - ChiYuan Huang <cy_huang@richtek.com> 15 (Enable/Fail), Enable pin to turn chip on, and Fail pin as fault indication. 27 wakeup-source: true 32 enable-gpios: 33 description: A connection of the 'enable' gpio line. 36 richtek,ld-pulse-delay-us: [all …]
|
| /OK3568_Linux_fs/kernel/drivers/parisc/ |
| H A D | eisa_enumerator.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * eisa_enumerator.c - provide support for EISA adapters in PA-RISC machines 36 * little-endian on the big-endian PAROSC */ 92 res->name = name; in configure_memory() 93 res->start = mem_parent->start + get_24(buf+len+2); in configure_memory() 94 res->end = res->start + get_16(buf+len+5)*1024; in configure_memory() 95 res->flags = IORESOURCE_MEM; in configure_memory() 182 res->name = board; in configure_port() 183 res->start = get_16(buf+len+1); in configure_port() 184 res->end = get_16(buf+len+1)+(c&HPEE_PORT_SIZE_MASK)+1; in configure_port() [all …]
|
| /OK3568_Linux_fs/kernel/arch/powerpc/platforms/85xx/ |
| H A D | xes_mpc85xx.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * X-ES board-specific functionality 9 * Author: Nate Case <ncase@xes-inc.com> 23 #include <asm/pci-bridge.h> 36 #define MPC85xx_L2CTL_L2E 0x80000000 /* L2 enable */ 81 * Legacy xMon firmware on some X-ES boards does not enable L2 in xes_mpc85xx_fixups() 84 for_each_node_by_name(np, "l2-cache-controller") { in xes_mpc85xx_fixups() 90 "fsl,mpc8548-l2-cache-controller") && in xes_mpc85xx_fixups() 92 "fsl,mpc8540-l2-cache-controller") && in xes_mpc85xx_fixups() 94 "fsl,mpc8560-l2-cache-controller")) in xes_mpc85xx_fixups() [all …]
|
| /OK3568_Linux_fs/kernel/arch/x86/realmode/rm/ |
| H A D | trampoline_64.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 15 * with 16-bit addressing and 16-bit data. CS has some value 24 * --full-contents --reloc to make sure there are no relocation 33 #include <asm/processor-flags.h> 49 mov %ax, %es 72 # Enable protected mode 85 /* SEV-ES supports non-zero IP for entry points - no alignment needed */ 93 mov %ax, %es 112 movl %edx, %es 132 * Memory encryption is enabled but the SME enable bit for this [all …]
|
| /OK3568_Linux_fs/u-boot/board/ti/panda/ |
| H A D | panda.c | 6 * SPDX-License-Identifier: GPL-2.0+ 9 #include <asm/mach-types.h> 22 #include <asm/ehci-omap.h> 49 gd->bd->bi_arch_number = MACH_TYPE_OMAP4_PANDA; in board_init() 50 gd->bd->bi_boot_params = (0x80000000 + 0x100); /* boot param addr */ in board_init() 62 * Description: Detect if we are running on a panda revision A1-A6, 63 * or an ES panda board. This can be done by reading 67 * GPIO171, GPIO101, GPIO182: 0 1 1 => A1-A5 69 * Panda ES: 82 writew((IEN | M3), (*ctrl)->control_padconf_core_base + UNIPRO_TX0); in get_board_revision() [all …]
|
| /OK3568_Linux_fs/kernel/arch/x86/kernel/ |
| H A D | head_32.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 19 #include <asm/asm-offsets.h> 21 #include <asm/processor-flags.h> 22 #include <asm/msr-index.h> 26 #include <asm/nospec-branch.h> 32 #define pa(X) ((X) - __PAGE_OFFSET) 51 * Worst-case size of the kernel mapping we need to make: 61 * 32-bit kernel entrypoint; only used by the boot CPU. On entry, 62 * %esi points to the real-mode code as a 32-bit pointer. 77 movl %eax,%es [all …]
|
| /OK3568_Linux_fs/kernel/drivers/staging/vc04_services/vchiq-mmal/ |
| H A D | mmal-msg.h | 1 /* SPDX-License-Identifier: GPL-2.0 */ 37 #include "mmal-msg-common.h" 38 #include "mmal-msg-format.h" 39 #include "mmal-msg-port.h" 40 #include "mmal-vchiq.h" 75 MMAL_MSG_PORT_ACTION_TYPE_ENABLE, /* Enable a port */ 112 u32 status; /* enum mmal_msg_status - how does this differ to 130 /* request and reply to VC to enable a component */ 136 u32 status; /* The component enable status */ 165 union mmal_es_specific_format es; /* es type specific data */ member [all …]
|
| H A D | mmal-vchiq.c | 1 // SPDX-License-Identifier: GPL-2.0 27 #include <media/videobuf2-vmalloc.h> 29 #include "mmal-common.h" 30 #include "mmal-vchiq.h" 31 #include "mmal-msg.h" 81 "ENABLE", 94 msg_type_names[(MSG)->h.type], \ 95 (MSG)->h.type, (MSG_LEN)); \ 102 (MSG_LEN) - sizeof(struct mmal_msg_header), 1); \ 108 msg_type_names[(MSG)->h.type], \ [all …]
|
| /OK3568_Linux_fs/kernel/drivers/net/ethernet/intel/ice/ |
| H A D | ice_flex_pipe.c | 1 // SPDX-License-Identifier: GPL-2.0 85 * ice_sect_id - returns section ID 109 hdr = (struct ice_buf_hdr *)buf->buf; in ice_pkg_val_buf() 111 section_count = le16_to_cpu(hdr->section_count); in ice_pkg_val_buf() 115 data_end = le16_to_cpu(hdr->data_end); in ice_pkg_val_buf() 133 (ice_seg->device_table + in ice_find_buf_table() 134 le32_to_cpu(ice_seg->device_table_count)); in ice_find_buf_table() 137 (nvms->vers + le32_to_cpu(nvms->table_count)); in ice_find_buf_table() 146 * call is made with the ice_seg parameter non-NULL; on subsequent calls, 156 state->buf_table = ice_find_buf_table(ice_seg); in ice_pkg_enum_buf() [all …]
|
| /OK3568_Linux_fs/kernel/fs/ext4/ |
| H A D | super.c | 1 // SPDX-License-Identifier: GPL-2.0 7 * Laboratoire MASI - Institut Blaise Pascal 16 * Big-endian to little-endian byte-swapping/bitmaps by 28 #include <linux/backing-dev.h> 70 struct ext4_super_block *es); 72 struct ext4_super_block *es); 92 * Note the difference between i_mmap_sem (EXT4_I(inode)->i_mmap_sem) and 93 * i_mmap_rwsem (inode->i_mmap_rwsem)! 96 * mmap_lock -> sb_start_pagefault -> i_mmap_sem (r) -> transaction start -> 97 * page lock -> i_data_sem (rw) [all …]
|
| /OK3568_Linux_fs/kernel/arch/arm/mach-omap1/ |
| H A D | lcd_dma.c | 1 // SPDX-License-Identifier: GPL-2.0-only 3 * linux/arch/arm/mach-omap1/lcd_dma.c 5 * Extracted from arch/arm/plat-omap/dma.c 6 * Copyright (C) 2003 - 2008 Nokia Corporation 11 * OMAP2/3 support Copyright (C) 2004-2007 Texas Instruments, Inc. 13 * Some functions based on earlier dma-omap.c Copyright (C) 2001 RidgeRun, Inc. 16 * Added OMAP4 support - Santosh Shilimkar <santosh.shilimkar@ti.com> 26 #include <linux/omap-dma.h> 133 int es; in set_b1_regs() local 142 es = 1; in set_b1_regs() [all …]
|
| /OK3568_Linux_fs/buildroot/package/qt5/qt5base/ |
| H A D | Config.in | 8 Qt is a cross-platform application and UI framework for 23 enable or disable options not managed by buildroot. These 28 -no-feature-style_windowsvista. 35 fine-grained mechanism to configure which features should be 37 header files can be found in src/corelib/global/qconfig-*.h 126 # At least one graphic backend must be enabled, so enable 143 comment "OpenGL support needs an OpenGL-capable backend" 168 bool "OpenGL ES 2.0+" 171 Use OpenGL ES 2.0 and later versions. 233 application with the option "-platform help" on your [all …]
|
| /OK3568_Linux_fs/external/xserver/hw/xfree86/x86emu/x86emu/ |
| H A D | regs.h | 5 * Copyright (C) 1996-1999 SciTech Software, Inc. 6 * Copyright (C) David Mosberger-Tang 44 /*---------------------- Macros and type definitions ----------------------*/ 114 * CS, DS, ES, SS. 121 # undef ES 127 u16 CS, DS, SS, ES, FS, GS; member 172 #define R_ES seg.ES 183 #define FB_IF 0x0200 /* INTERRUPT ENABLE flag */ 204 #define F_IF 0x0200 /* INTERRUPT ENABLE flag */ 270 * SEGMENT overrides 5 bits normal,DS,SS,CS,ES [all …]
|
| /OK3568_Linux_fs/u-boot/drivers/bios_emulator/include/x86emu/ |
| H A D | regs.h | 5 * Copyright (C) 1991-2004 SciTech Software, Inc. 6 * Copyright (C) David Mosberger-Tang 42 /*---------------------- Macros and type definitions ----------------------*/ 110 * CS, DS, ES, SS. 116 #undef ES 121 u16 CS, DS, SS, ES, FS, GS; member 174 #define R_ES seg.ES 185 #define FB_IF 0x0200 /* INTERRUPT ENABLE flag */ 206 #define F_IF 0x0200 /* INTERRUPT ENABLE flag */ 272 * SEGMENT overrides 5 bits normal,DS,SS,CS,ES [all …]
|
| /OK3568_Linux_fs/kernel/drivers/net/ethernet/marvell/ |
| H A D | mvneta.c | 7 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> 151 #define MVNETA_TX_INTR_MASK(nr_txqs) (((1 << nr_txqs) - 1) << 0) 153 #define MVNETA_RX_INTR_MASK(nr_rxqs) (((1 << nr_rxqs) - 1) << 8) 264 (((index) < (q)->last_desc) ? ((index) + 1) : 0) 333 #define MVNETA_MAX_RX_BUF_SIZE (PAGE_SIZE - MVNETA_SKB_PAD) 336 ((addr >= txq->tso_hdrs_phys) && \ 337 (addr < txq->tso_hdrs_phys + txq->size * TSO_HEADER_SIZE)) 340 (((rxd)->status & MVNETA_RXD_BM_POOL_MASK) >> MVNETA_RXD_BM_POOL_SHIFT) 440 struct mvneta_ethtool_stats es; member 449 /* Pointer to the CPU-local NAPI struct */ [all …]
|
| /OK3568_Linux_fs/buildroot/package/qt6/qt6base/ |
| H A D | Config.in | 9 Qt is a cross-platform application and UI framework for 31 This option enables the D-Bus module. 36 # At least one graphic backend must be enabled, so enable 83 application with the option "-platform help" on your 85 the -platform option. 94 comment "OpenGL support needs an OpenGL-capable backend" 112 bool "OpenGL ES 2.0+" 115 Use OpenGL ES 2.0 and later versions. 234 bool "Enable Tslib support"
|
| /OK3568_Linux_fs/kernel/arch/x86/boot/compressed/ |
| H A D | efi_thunk_64.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 5 * Early support for invoking 32-bit EFI services from a 64-bit kernel. 8 * restore the firmware's 32-bit GDT before we make EFI serivce calls, 9 * since the firmware's 32-bit IDT is still currently installed and it 12 * On the plus side, we don't have to worry about mangling 64-bit 13 * addresses into 32-bits because we're executing with an identity 14 * mapped pagetable and haven't transitioned to 64-bit virtual addresses 21 #include <asm/processor-flags.h> 34 movl %es, %eax 40 * Convert x86-64 ABI params to i386 ABI [all …]
|
| /OK3568_Linux_fs/kernel/drivers/regulator/ |
| H A D | rtmv20-regulator.c | 1 // SPDX-License-Identifier: GPL-2.0+ 75 gpiod_set_value(priv->enable_gpio, 1); in rtmv20_lsw_enable() 80 /* HW re-enable, disable cache only and sync regcache here */ in rtmv20_lsw_enable() 81 regcache_cache_only(priv->regmap, false); in rtmv20_lsw_enable() 82 ret = regcache_sync(priv->regmap); in rtmv20_lsw_enable() 99 regcache_cache_only(priv->regmap, true); in rtmv20_lsw_disable() 100 regcache_mark_dirty(priv->regmap); in rtmv20_lsw_disable() 102 gpiod_set_value(priv->enable_gpio, 0); in rtmv20_lsw_disable() 113 return -EINVAL; in rtmv20_lsw_set_current_limit() 118 sel = (max_uA - RTMV20_LSW_MINUA) / RTMV20_LSW_STEPUA; in rtmv20_lsw_set_current_limit() [all …]
|
| /OK3568_Linux_fs/kernel/arch/x86/platform/pvh/ |
| H A D | head.S | 1 /* SPDX-License-Identifier: GPL-2.0 */ 9 #define _pa(x) ((x) - __START_KERNEL_map) 17 #include <asm/processor-flags.h> 28 * - `ebx`: contains the physical memory address where the loader has placed 30 * - `cr0`: bit 0 (PE) must be set. All the other writeable bits are cleared. 31 * - `cr4`: all bits are cleared. 32 * - `cs `: must be a 32-bit read/execute code segment with a base of ‘0’ 34 * - `ds`, `es`: must be a 32-bit read/write data segment with a base of 37 * - `tr`: must be a 32-bit TSS (active) with a base of '0' and a limit 39 * - `eflags`: bit 17 (VM) must be cleared. Bit 9 (IF) must be cleared. [all …]
|