Home
last modified time | relevance | path

Searched full:plic (Results 1 – 13 of 13) sorted by relevance

/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/interrupt-controller/
H A Dsifive,plic-1.0.0.yaml5 $id: http://devicetree.org/schemas/interrupt-controller/sifive,plic-1.0.0.yaml#
8 title: SiFive Platform-Level Interrupt Controller (PLIC)
12 (PLIC) high-level specification in the RISC-V Privileged Architecture
13 specification. The PLIC connects all external interrupts in the system to all
25 with priority below this threshold will not cause the PLIC to raise its
28 While the PLIC supports both edge-triggered and level-triggered interrupts,
30 specified in the PLIC device-tree binding.
32 While the RISC-V ISA doesn't specify a memory layout for the PLIC, the
33 "sifive,plic-1.0.0" device is a concrete implementation of the PLIC that
45 - const: sifive,fu540-c000-plic
[all …]
H A Driscv,cpu-intc.txt16 via the platform-level interrupt controller (PLIC).
21 entry, though external interrupt controllers (like the PLIC, for example) will
23 a PLIC interrupt property will typically list the HLICs for all present HARTs
/OK3568_Linux_fs/buildroot/board/nezha/patches/uboot/
H A D0001-arch-riscv-dts-sun20i-d1.dtsi-adjust-plic-compatible.patch4 Subject: [PATCH] arch/riscv/dts/sun20i-d1.dtsi: adjust plic compatible to
7 The T-HEAD PLIC is by default not accessible from S-mode, and access must be
10 The DTB is used both by U-Boot and opensbi (but the PLIC node is ignored by
27 plic: interrupt-controller@10000000 {
28 compatible = "allwinner,sun20i-d1-plic",
29 - "sifive,plic-1.0.0";
30 + "thead,c900-plic";
/OK3568_Linux_fs/kernel/drivers/irqchip/
H A Dirq-sifive-plic.c6 #define pr_fmt(fmt) "plic: " fmt
23 * This driver implements a version of the RISC-V PLIC with the actual layout
28 * The largest number supported by devices marked as 'sifive,plic-1.0.0', is
176 .name = "SiFive PLIC",
379 * We can have multiple PLIC instances so setup cpuhp state only in plic_init()
385 "irqchip/sifive/plic:starting", in plic_init()
401 IRQCHIP_DECLARE(sifive_plic, "sifive,plic-1.0.0", plic_init);
403 IRQCHIP_DECLARE(thead_c900_plic, "thead,c900-plic", plic_init); /* for firmware driver */
H A DKconfig535 This enables support for the PLIC chip found in SiFive (and
536 potentially other) RISC-V systems. The PLIC controls devices
539 interrupt sources are subordinate to the PLIC.
H A DMakefile102 obj-$(CONFIG_SIFIVE_PLIC) += irq-sifive-plic.o
/OK3568_Linux_fs/kernel/arch/m68k/include/asm/
H A Dm5272sim.h110 #define MCF_IRQ_PLIP 75 /* PLIC 2Khz Periodic */
111 #define MCF_IRQ_PLIA 76 /* PLIC Asynchronous */
/OK3568_Linux_fs/kernel/arch/powerpc/include/asm/
H A Dpaca.h5 * There are some pointers defined that are utilized by PLIC.
72 struct lppaca *lppaca_ptr; /* Pointer to LpPaca for PLIC */
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/gpio/
H A Dsifive,gpio.yaml58 interrupt-parent = <&plic>;
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/pwm/
H A Dpwm-sifive.yaml66 interrupt-parent = <&plic>;
/OK3568_Linux_fs/kernel/Documentation/devicetree/bindings/spi/
H A Dspi-sifive.yaml76 interrupt-parent = <&plic>;
/OK3568_Linux_fs/u-boot/arch/m68k/include/asm/
H A Dimmap_5272.h125 /* PLIC module registers */
/OK3568_Linux_fs/kernel/arch/riscv/boot/dts/sifive/
H A Dfu540-c000.dtsi144 compatible = "sifive,plic-1.0.0";