History log of /optee_os/core/ (Results 4126 – 4150 of 6456)
Revision Date Author Comments
(<<< Hide modified files)
(Show modified files >>>)
247f081a02-Aug-2019 Clement Faure <clement.faure@nxp.com>

core: imx: re-work SoC version detection

Move DIGPROG_OFFSET to appropriate registers header files.
Store cpu type and SoC revision in global variables instead of
reading ANATOP registers each time.

core: imx: re-work SoC version detection

Move DIGPROG_OFFSET to appropriate registers header files.
Store cpu type and SoC revision in global variables instead of
reading ANATOP registers each time.
imx_digproc() now gets also the minor SoC revision.

Signed-off-by: Clement Faure <clement.faure@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
Acked-by: Etienne Carriere <etienne.carriere@linaro.org>

show more ...

a8f769f312-Aug-2019 Etienne Carriere <etienne.carriere@linaro.org>

core: rename versioning field in bootstrap TA header

Rename field version into ta_version in struct shdr_bootstrap_ta
to explicit the info related to TA versioning.

Signed-off-by: Etienne Carriere

core: rename versioning field in bootstrap TA header

Rename field version into ta_version in struct shdr_bootstrap_ta
to explicit the info related to TA versioning.

Signed-off-by: Etienne Carriere <etienne.carriere@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>

show more ...

7777fc6f13-Aug-2019 Clement Faure <clement.faure@nxp.com>

core: unwind: fix function args for print_stack_arm64

Fix a build failure when CFG_TEE_CORE_LOG_LEVEL=0,

core/arch/arm/kernel/abort.c: In function ‘__print_stack_unwind’:
core/arch/arm/kernel/abort

core: unwind: fix function args for print_stack_arm64

Fix a build failure when CFG_TEE_CORE_LOG_LEVEL=0,

core/arch/arm/kernel/abort.c: In function ‘__print_stack_unwind’:
core/arch/arm/kernel/abort.c:85:2: error: too few arguments to function
‘print_stack_arm64’
print_stack_arm64(TRACE_ERROR, &state, thread_stack_start(),
^~~~~~~~~~~~~~~~~

Signed-off-by: Clement Faure <clement.faure@nxp.com>
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

8ff6d68713-Aug-2019 Sumit Garg <sumit.garg@linaro.org>

core: ftrace: fix incorrect usage of ROUNDUP

Fix incorrect usage of ROUNDUP macro during ftrace data dump to normal
world. It leads to random crashes dependent on ftrace buffer size.

Fixes: 153479a

core: ftrace: fix incorrect usage of ROUNDUP

Fix incorrect usage of ROUNDUP macro during ftrace data dump to normal
world. It leads to random crashes dependent on ftrace buffer size.

Fixes: 153479acb74e ("core: dump ftrace data with ldelf")
Signed-off-by: Sumit Garg <sumit.garg@linaro.org>
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

cbb41c9130-May-2019 Abhishek Shah <abhishek.shah@broadcom.com>

drivers: wdt: Add arm SP805 watchdog driver

Add sp805 watchdog driver with following functionality:
- start/reload watchdog with specified timeout
- stop watchdog
- ping watchdog (clear watchdog int

drivers: wdt: Add arm SP805 watchdog driver

Add sp805 watchdog driver with following functionality:
- start/reload watchdog with specified timeout
- stop watchdog
- ping watchdog (clear watchdog interrupt and reload it)
- register watchdog interrupt handler

Signed-off-by: Abhishek Shah <abhishek.shah@broadcom.com>
Reviewed-by: Sandeep Tripathy <sandeep.tripathy@broadcom.com>
Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
Reviewed-by: Etienne Carriere <etienne.carriere@linaro.org>

show more ...

f5df167c09-Aug-2019 Sumit Garg <sumit.garg@linaro.org>

ftrace: Add function execution time support

Add support to dump function execution time at corresponding function
exit points in output ftrace buffer.

To achieve proper function execution time we n

ftrace: Add function execution time support

Add support to dump function execution time at corresponding function
exit points in output ftrace buffer.

To achieve proper function execution time we need to exclude TA suspend
time from timestamps, so add corresponding support in TEE core.

Also user mapping must be active to access ftrace buffer, so do that
during TA resume.

Signed-off-by: Sumit Garg <sumit.garg@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
Tested-by: Jerome Forissier <jerome.forissier@linaro.org> (QEMU)
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

edaf8c3803-Jul-2019 Sumit Garg <sumit.garg@linaro.org>

core: ftrace: Enable user-space access to counter regs

To enable function execution time support in function tracing output,
user-space ftrace framework needs to access frequency register and
physic

core: ftrace: Enable user-space access to counter regs

To enable function execution time support in function tracing output,
user-space ftrace framework needs to access frequency register and
physical counter register. So enable user-space access.

Signed-off-by: Sumit Garg <sumit.garg@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

14d6d42b26-Apr-2019 Jens Wiklander <jens.wiklander@linaro.org>

core: add CFG_CORE_WORKAROUND_NSITR_CACHE_PRIME

Adds CFG_CORE_WORKAROUND_NSITR_CACHE_PRIME which if 'y' enables
protection against a tool like Cachegrab
(https://github.com/nccgroup/cachegrab), whic

core: add CFG_CORE_WORKAROUND_NSITR_CACHE_PRIME

Adds CFG_CORE_WORKAROUND_NSITR_CACHE_PRIME which if 'y' enables
protection against a tool like Cachegrab
(https://github.com/nccgroup/cachegrab), which uses non-secure
interrupts to prime and later analyze the L1D, L1I and BTB caches to
gain information from secure world execution.

Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
Reviewed-by: Etienne Carriere <etienne.carriere@linaro.org>
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

fcd00cea24-Jun-2019 Victor Chong <victor.chong@linaro.org>

rpmb: fix parsing of op_result

From the eMMC spec, the "Operation result" (Table 19) -- 7 bit quantity
-- is the LSB of "Operation Results data structure" -- 16-bit quantity
-- minus the high order

rpmb: fix parsing of op_result

From the eMMC spec, the "Operation result" (Table 19) -- 7 bit quantity
-- is the LSB of "Operation Results data structure" -- 16-bit quantity
-- minus the high order bit. In other words it is
'rpmb_data_frame::op_result[1] & 0x7F' which is probably what we should
be doing here instead of bytes_to_u16().

Signed-off-by: Victor Chong <victor.chong@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>

show more ...

c3d1e00524-Jun-2019 Victor Chong <victor.chong@linaro.org>

rpmb: Convert comment about error into EMSG

This will give users more details without having to sift through the
code.

Signed-off-by: Victor Chong <victor.chong@linaro.org>
Reviewed-by: Jerome Fori

rpmb: Convert comment about error into EMSG

This will give users more details without having to sift through the
code.

Signed-off-by: Victor Chong <victor.chong@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>

show more ...

c192a4a121-Jun-2019 Victor Chong <victor.chong@linaro.org>

rpmb: verify key: change DMSG to EMSG

Rather than printing all results with DMSG, it's more suitable to
print only errors with EMSG.

Signed-off-by: Victor Chong <victor.chong@linaro.org>
Reviewed-b

rpmb: verify key: change DMSG to EMSG

Rather than printing all results with DMSG, it's more suitable to
print only errors with EMSG.

Signed-off-by: Victor Chong <victor.chong@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>

show more ...

ce92580921-Jun-2019 Victor Chong <victor.chong@linaro.org>

rpmb: print error if derive key fails

Let users know if an RPMB key fails to be generated during RPMB
initializations instead of just exiting the function quietly.

Signed-off-by: Victor Chong <vict

rpmb: print error if derive key fails

Let users know if an RPMB key fails to be generated during RPMB
initializations instead of just exiting the function quietly.

Signed-off-by: Victor Chong <victor.chong@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>

show more ...

e9ae33c421-Jun-2019 Victor Chong <victor.chong@linaro.org>

rpmb: dump key if CFG_RPMB_WRITE_KEY=y

If we want to write key, then we'd want to write it down as well, so
print it for records.

Note that the key is printed with severity TRACE_DEBUG hence a rele

rpmb: dump key if CFG_RPMB_WRITE_KEY=y

If we want to write key, then we'd want to write it down as well, so
print it for records.

Note that the key is printed with severity TRACE_DEBUG hence a release
build will not leak it.

Signed-off-by: Victor Chong <victor.chong@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>

show more ...

c340ba4b14-Jun-2019 Victor Chong <victor.chong@linaro.org>

rpmb: write key only if not yet programmed

An RPMB key should only be written if the device returns
RPMB_RESULT_AUTH_KEY_NOT_PROGRAMMED, not on any RPMB_RESULT* that is
not RPMB_RESULT_OK.

Signed-o

rpmb: write key only if not yet programmed

An RPMB key should only be written if the device returns
RPMB_RESULT_AUTH_KEY_NOT_PROGRAMMED, not on any RPMB_RESULT* that is
not RPMB_RESULT_OK.

Signed-off-by: Victor Chong <victor.chong@linaro.org>
Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>

show more ...

4dac832804-Dec-2017 Bai Ping <ping.bai@nxp.com>

core: imx: add imx6sll evk board support

Add i.MX6SLL EVK board support.
Add mx6sllevk platform flavor.

Signed-off-by: Bai Ping <ping.bai@nxp.com>
Signed-off-by: Clement Faure <clement.faure@nxp.co

core: imx: add imx6sll evk board support

Add i.MX6SLL EVK board support.
Add mx6sllevk platform flavor.

Signed-off-by: Bai Ping <ping.bai@nxp.com>
Signed-off-by: Clement Faure <clement.faure@nxp.com>
Acked-by: Etienne Carriere <etienne.carriere@linaro.org>

show more ...

64de482e05-Dec-2017 Bai Ping <ping.bai@nxp.com>

core: imx: add imx6sl evk board support

Add i.MX6SL EVK board support.
Add mx6slevk platform flavor.

Signed-off-by: Bai Ping <ping.bai@nxp.com>
Signed-off-by: Clement Faure <clement.faure@nxp.com>

core: imx: add imx6sl evk board support

Add i.MX6SL EVK board support.
Add mx6slevk platform flavor.

Signed-off-by: Bai Ping <ping.bai@nxp.com>
Signed-off-by: Clement Faure <clement.faure@nxp.com>
Acked-by: Etienne Carriere <etienne.carriere@linaro.org>

show more ...

b1e1ffe412-Apr-2019 Silvano di Ninno <silvano.dininno@nxp.com>

core: imx: move SRC functions to a dedicated file

Move SRC functions from imx-common.c to a dedicated file imx_src.c

Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
Acked-by: Etienne Carr

core: imx: move SRC functions to a dedicated file

Move SRC functions from imx-common.c to a dedicated file imx_src.c

Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
Acked-by: Etienne Carriere <etienne.carriere@linaro.org>

show more ...

2a128a3325-Jul-2019 Clement Faure <clement.faure@nxp.com>

core: imx: split registers declaration

Split imx registers declaration into separate files for imx6, imx7 and
imx8m.
Move it to a separate registers folder.

Signed-off-by: Silvano di Ninno <silvano

core: imx: split registers declaration

Split imx registers declaration into separate files for imx6, imx7 and
imx8m.
Move it to a separate registers folder.

Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
Signed-off-by: Alessandro Di Chiara <alessandro.dichiara@nxp.com>
Signed-off-by: Clement Faure <clement.faure@nxp.com>
Acked-by: Etienne Carriere <etienne.carriere@linaro.org>

show more ...

3b93220c18-Mar-2019 Silvano di Ninno <silvano.dininno@nxp.com>

core: imx: update PL310 settings for mx6sx

Update and fix PL310 settings for mx6sx.

Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
Acked-by: Etienne Carriere <etienne.carriere@linaro.org>

c497f3f218-Mar-2019 Silvano di Ninno <silvano.dininno@nxp.com>

core: imx: fix mx7swarp7 build

Split mx7 flavor list into two flavor lists:
* mx7s-flavorlist
* mx7d-flavorlist

Fix build error for mx7swarp7 platforms:
core/arch/arm/plat-imx/conf.mk:150: *** CF

core: imx: fix mx7swarp7 build

Split mx7 flavor list into two flavor lists:
* mx7s-flavorlist
* mx7d-flavorlist

Fix build error for mx7swarp7 platforms:
core/arch/arm/plat-imx/conf.mk:150: *** CFG_TEE_CORE_NB_CORE is set
to '2' (from file) but its value must be '1'. Stop.

Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
Signed-off-by: Clement Faure <clement.faure@nxp.com>
Acked-by: Etienne Carriere <etienne.carriere@linaro.org>

show more ...

5006adae01-Aug-2019 Sahil Malhotra <sahil.malhotra@nxp.com>

plat-ls: add LS1028ARDB platform

Adds support for the The Layerscape® LS1028A reference
design board (LS1028ARDB) from NXP.

Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com>
Reviewed-by: Joaki

plat-ls: add LS1028ARDB platform

Adds support for the The Layerscape® LS1028A reference
design board (LS1028ARDB) from NXP.

Signed-off-by: Sahil Malhotra <sahil.malhotra@nxp.com>
Reviewed-by: Joakim Bech <joakim.bech@linaro.org>

show more ...

01a5ef8420-Jun-2019 Jens Wiklander <jens.wiklander@linaro.org>

core: remove user_ta_map() and friends

Removes the functions user_ta_map(), user_ta_unmap(), user_ta_set_prot()
and user_ta_remap() since what was left of them was just thin wrappers
around the vm_*

core: remove user_ta_map() and friends

Removes the functions user_ta_map(), user_ta_unmap(), user_ta_set_prot()
and user_ta_remap() since what was left of them was just thin wrappers
around the vm_* counterpart.

Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

545861aa19-Jun-2019 Jens Wiklander <jens.wiklander@linaro.org>

core: remove struct load_seg

Removes struct load_seg, the mobj stored in struct load_seg is already
stored in struct vm_region. A flag VM_FLAG_EXCLUSIVE_MOBJ is added to
indicate that the mobj in st

core: remove struct load_seg

Removes struct load_seg, the mobj stored in struct load_seg is already
stored in struct vm_region. A flag VM_FLAG_EXCLUSIVE_MOBJ is added to
indicate that the mobj in struct vm_region should be freed instead of
just ignored when removing a region.

Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

310feded19-Jun-2019 Jens Wiklander <jens.wiklander@linaro.org>

core: store file pointer in struct mobj_with_fobj

Stores the file pointer in struct mobj_with_fobj instead of in struct
load_seg. When the mobj is freed the stored file pointer has its
reference cou

core: store file pointer in struct mobj_with_fobj

Stores the file pointer in struct mobj_with_fobj instead of in struct
load_seg. When the mobj is freed the stored file pointer has its
reference counter decreased instead of relying on free_seg() to do it
when the struct load_seg is freed.

Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

d301003e19-Jun-2019 Jens Wiklander <jens.wiklander@linaro.org>

core: add VM_FLAG_READONLY

Adds VM_FLAG_READONLY which is used to enforce that read-only parts of a
TA binary shared between TAs cannot be mapped read/write.

Reviewed-by: Jerome Forissier <jerome.f

core: add VM_FLAG_READONLY

Adds VM_FLAG_READONLY which is used to enforce that read-only parts of a
TA binary shared between TAs cannot be mapped read/write.

Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org>

show more ...

1...<<161162163164165166167168169170>>...259