| 48537083 | 15-Aug-2025 |
Jens Wiklander <jens.wiklander@linaro.org> |
ci: add build for PLATFORM=vexpress-qemu_sbsa
Add a compile test for PLATFORM=vexpress-qemu_sbsa.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Acked-by: Etienne Carriere <etienne.carri
ci: add build for PLATFORM=vexpress-qemu_sbsa
Add a compile test for PLATFORM=vexpress-qemu_sbsa.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 613f1196 | 02-Jul-2025 |
Aleksandr Iashchenko <aleksandr.iashchenko@linutronix.de> |
ci: add test run with ASan stack instrumentation
Setting CFG_DYN_CONFIG=n enables additional ASan stack instrumentation, which helps detect stack memory errors.
Signed-off-by: Aleksandr Iashchenko
ci: add test run with ASan stack instrumentation
Setting CFG_DYN_CONFIG=n enables additional ASan stack instrumentation, which helps detect stack memory errors.
Signed-off-by: Aleksandr Iashchenko <aleksandr.iashchenko@linutronix.de> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 6945b368 | 19-Sep-2024 |
Anil Kumar Reddy <areddy3@marvell.com> |
plat-marvell: Add support for CN20K SoCs
Add support for Octeon20(CN20K) SoCs from Marvell.
Only tested 64-bit mode with default configurations:
1. Build command make PLATFORM=marvell-cn20ka mak
plat-marvell: Add support for CN20K SoCs
Add support for Octeon20(CN20K) SoCs from Marvell.
Only tested 64-bit mode with default configurations:
1. Build command make PLATFORM=marvell-cn20ka make PLATFORM=marvell-cnf20ka 2. Passed xtest
Signed-off-by: Anil Kumar Reddy <areddy3@marvell.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 678a558f | 17-Jun-2025 |
Jerome Forissier <jerome.forissier@linaro.org> |
Revert "ci: disable QEMUv8 Xen FF-A job"
This reverts commit 5297f233bb222febf97a33c4aebff2ecb48a43a4. The Linux repository that is used in the OP-TEE OS CI has temporary fixes [1] and the proper fi
Revert "ci: disable QEMUv8 Xen FF-A job"
This reverts commit 5297f233bb222febf97a33c4aebff2ecb48a43a4. The Linux repository that is used in the OP-TEE OS CI has temporary fixes [1] and the proper fixes are on their way upstream [2] [3].
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Link: https://github.com/linaro-swg/linux/pull/122 [1] Link: https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/drivers/tee?h=next-20250617&id=312d02adb959ea199372f375ada06e0186f651e4 [2] Link: https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git/commit/drivers?h=next-20250617&id=9ca7a421229bbdfbe2e1e628cff5cfa782720a10 [3] Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| e0e44fe9 | 28-May-2025 |
Thomas Bourgoin <thomas.bourgoin@foss.st.com> |
ci: add STM32MP21 platforms build
Adds STM32MP215f-dk board build to the CI.
Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.c
ci: add STM32MP21 platforms build
Adds STM32MP215f-dk board build to the CI.
Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com> Reviewed-by: Gatien Chevallier <gatien.chevallier@foss.st.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 20d6b459 | 11-Mar-2025 |
Akshay Belsare <akshay.belsare@amd.com> |
ci: add AMD Versal Gen 2 platform
Add AMD Versal Gen 2 platform to CI Build.
Signed-off-by: Akshay Belsare <akshay.belsare@amd.com> Acked-by: Michal Simek <michal.simek@amd.com> Acked-by: Jens Wikl
ci: add AMD Versal Gen 2 platform
Add AMD Versal Gen 2 platform to CI Build.
Signed-off-by: Akshay Belsare <akshay.belsare@amd.com> Acked-by: Michal Simek <michal.simek@amd.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com> Acked-by: Jorge Ramirez-Ortiz <jorge@foundries.io>
show more ...
|
| 6dfa501f | 04-Jun-2025 |
Jerome Forissier <jerome.forissier@linaro.org> |
ci: further split QEMUv8 jobs
The two QEMUv8 jobs (1/2 and 2/2) take roughly 90 minutes to run while the next longest job (QEMUv8, Xen) takes about 50 minutes. Split these jobs further to reduce the
ci: further split QEMUv8 jobs
The two QEMUv8 jobs (1/2 and 2/2) take roughly 90 minutes to run while the next longest job (QEMUv8, Xen) takes about 50 minutes. Split these jobs further to reduce the overall duration of the CI pipeline.
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Joakim Bech <joakim.bech@gmail.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| c3d17445 | 23-May-2025 |
Jens Wiklander <jens.wiklander@linaro.org> |
ci: QEMUv{7,8}: check CFG_CORE_SANITIZE_KADDRESS=y
Add two CI jobs to with CFG_CORE_SANITIZE_KADDRESS=y for both QEMUv7 and QEMUv8.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewe
ci: QEMUv{7,8}: check CFG_CORE_SANITIZE_KADDRESS=y
Add two CI jobs to with CFG_CORE_SANITIZE_KADDRESS=y for both QEMUv7 and QEMUv8.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 5484d3b3 | 26-May-2025 |
Jens Wiklander <jens.wiklander@linaro.org> |
ci: set CFG_TEE_CORE_LOG_LEVEL=2
Set CFG_TEE_CORE_LOG_LEVEL=2 to allow qemu-check.exp to detect TEE core asserts and panics and report them immediately rather than just time out.
Signed-off-by: Jen
ci: set CFG_TEE_CORE_LOG_LEVEL=2
Set CFG_TEE_CORE_LOG_LEVEL=2 to allow qemu-check.exp to detect TEE core asserts and panics and report them immediately rather than just time out.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| db8beddd | 04-Mar-2025 |
Valentin Caron <valentin.caron@foss.st.com> |
ci: add stm32mp2 with scpfw
Allow the ACI to trig a build a STM32MP2 platform with SCP-Firmware.
Update SCP-Firmware version to get code from these commits: * 48883896 prod/optee/stm32mp2: add rese
ci: add stm32mp2 with scpfw
Allow the ACI to trig a build a STM32MP2 platform with SCP-Firmware.
Update SCP-Firmware version to get code from these commits: * 48883896 prod/optee/stm32mp2: add reset support * 3ef301a4 prod/optee/stm32mp2: add clock support * fac7ad5c prod/optee: add new product stm32mp2 * 6cd5b26a arch/optee: add scmi_configure() prototype
Temporary disable STM32MP1 build with SCP-Fw as it needs some fixes in SCP-Fw tree [1].
Link: https://github.com/OP-TEE/optee_os/pull/7324#issuecomment-2884176555 [1] Signed-off-by: Valentin Caron <valentin.caron@foss.st.com> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 564cf001 | 29-Apr-2025 |
Raymond Mao <raymond.mao@linaro.org> |
ci: QEMUv8: check Firmware Handoff
Add a check entry for Arm Firmware Handoff.
Signed-off-by: Raymond Mao <raymond.mao@linaro.org> Acked-by: Jerome Forissier <jerome.forissier@linaro.org> |
| 5297f233 | 19-May-2025 |
Jerome Forissier <jerome.forissier@linaro.org> |
ci: disable QEMUv8 Xen FF-A job
Disable the "make check (QEMUv8, Xem FF-A)" job until an issue is fixed in the OP-TEE and FF-A kernel drivers [1].
Link: https://github.com/OP-TEE/optee_os/issues/73
ci: disable QEMUv8 Xen FF-A job
Disable the "make check (QEMUv8, Xem FF-A)" job until an issue is fixed in the OP-TEE and FF-A kernel drivers [1].
Link: https://github.com/OP-TEE/optee_os/issues/7394 [1] Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| d52be694 | 14-May-2025 |
Jerome Forissier <jerome.forissier@linaro.org> |
ci: do not override QEMU version
The "make check (QEMUv8, BTI+MTE+PAC)" CI job currently checks out an old version of QEMU. Not only is this workaround not necessary anymore, but worse it makes the
ci: do not override QEMU version
The "make check (QEMUv8, BTI+MTE+PAC)" CI job currently checks out an old version of QEMU. Not only is this workaround not necessary anymore, but worse it makes the check fail with the following output (from out/bin/serial0.log):
Starting kernel ...
** ERROR:../target/arm/internals.h:742:regime_is_user: code should not be reached Bail out! ERROR:../target/arm/internals.h:742:regime_is_user: code should not be reached Aborted (core dumped) send: spawn id exp9 not open while executing "send -- "root\r\r"" (file "/root/optee/build/../build/qemu-check.exp" line 129
Therefore, let the QEMU version from the manifest be used.
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| 0db61f94 | 06-May-2025 |
Jens Wiklander <jens.wiklander@linaro.org> |
ci: QEMUv8: check CFG_DYN_CONFIG=n
Add a check with CFG_DYN_CONFIG explicitly disabled since it's enabled by default for non-pager Arm configurations.
Signed-off-by: Jens Wiklander <jens.wiklander@
ci: QEMUv8: check CFG_DYN_CONFIG=n
Add a check with CFG_DYN_CONFIG explicitly disabled since it's enabled by default for non-pager Arm configurations.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
show more ...
|
| 9a37c47c | 12-Jan-2025 |
Yu-Chien Peter Lin <peter.lin@sifive.com> |
ci: add SiFive platform build (rv64, PLATFORM=sifive)
Add a 64-bit build of OP-TEE for SiFive Unleashed and Unmatched development boards.
Signed-off-by: Yu-Chien Peter Lin <peter.lin@sifive.com> Re
ci: add SiFive platform build (rv64, PLATFORM=sifive)
Add a 64-bit build of OP-TEE for SiFive Unleashed and Unmatched development boards.
Signed-off-by: Yu-Chien Peter Lin <peter.lin@sifive.com> Reviewed-by: Samuel Holland <samuel.holland@sifive.com> Reviewed-by: Zong Li <zong.li@sifive.com> Reviewed-by: Alvin Chang <alvinga@andestech.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 9439ba6f | 22-Mar-2025 |
Aleksandr Iashchenko <aleksandr.iashchenko@linutronix.de> |
ci: add ubsan build job
Add a CI job that builds with CFG_{CORE,TA}_SANITIZE_UNDEFINED=y configs
Signed-off-by: Aleksandr Iashchenko <aleksandr.iashchenko@linutronix.de> Reviewed-by: Jens Wiklander
ci: add ubsan build job
Add a CI job that builds with CFG_{CORE,TA}_SANITIZE_UNDEFINED=y configs
Signed-off-by: Aleksandr Iashchenko <aleksandr.iashchenko@linutronix.de> Reviewed-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 4a371df8 | 20-Mar-2025 |
Alvin Chang <alvinga@andestech.com> |
ci: fix typo: CFG_TA_MEBDTLS_UNSAFE_MODEXP
CFG_TA_"MEBDTLS"_UNSAFE_MODEXP is typo. This commit fixes it.
Fixes: bb7ce54ecb3d ("ci: add arm64 job") Signed-off-by: Alvin Chang <alvinga@andestech.com>
ci: fix typo: CFG_TA_MEBDTLS_UNSAFE_MODEXP
CFG_TA_"MEBDTLS"_UNSAFE_MODEXP is typo. This commit fixes it.
Fixes: bb7ce54ecb3d ("ci: add arm64 job") Signed-off-by: Alvin Chang <alvinga@andestech.com> Acked-by: Jens Wiklander <jens.wiklander@linaro.org> Reviewed-by: Jerome Forissier <jerome.forissier@linaro.org>
show more ...
|
| f48cae70 | 26-Feb-2025 |
Thomas Bourgoin <thomas.bourgoin@foss.st.com> |
ci: add build of remote proc driver on stm32mp15
Remote proc driver is not build by default on stm32mp15. Add CI rules to ensure the driver builds correctly.
Signed-off-by: Thomas Bourgoin <thomas.
ci: add build of remote proc driver on stm32mp15
Remote proc driver is not build by default on stm32mp15. Add CI rules to ensure the driver builds correctly.
Signed-off-by: Thomas Bourgoin <thomas.bourgoin@foss.st.com> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 854b7c3b | 04-Mar-2025 |
Jens Wiklander <jens.wiklander@linaro.org> |
ci: add S-EL0 SP tests to the BTI+MTE+PAC job
Enable S-EL0 SP tests for the S-EL1 SPMC with BTI+MTE+PAC enabled.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Acked-by: Jerome Forissier
ci: add S-EL0 SP tests to the BTI+MTE+PAC job
Enable S-EL0 SP tests for the S-EL1 SPMC with BTI+MTE+PAC enabled.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Acked-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| 1717e0d8 | 03-Mar-2025 |
Huang Borong <huangborong@bosc.ac.cn> |
ci: add build jobs for RISC-V APLIC and IMSIC configurations
- Add build job for QEMU virt platform with APLIC only. - Add build job for QEMU virt platform with both APLIC and IMSIC.
Signed-off-by:
ci: add build jobs for RISC-V APLIC and IMSIC configurations
- Add build job for QEMU virt platform with APLIC only. - Add build job for QEMU virt platform with both APLIC and IMSIC.
Signed-off-by: Huang Borong <huangborong@bosc.ac.cn> Acked-by: Etienne Carriere <etienne.carriere@foss.st.com>
show more ...
|
| a86d6e35 | 17-Feb-2025 |
Vincent Guittot <vincent.guittot@linaro.org> |
scmi: Make CI pointing to the change in scp-firmware
Make the CI to use the merged counterpart change in scp-firmware
Signed-off-by: Vincent Guittot <vincent.guittot@linaro.org> Acked-by: Jerome Fo
scmi: Make CI pointing to the change in scp-firmware
Make the CI to use the merged counterpart change in scp-firmware
Signed-off-by: Vincent Guittot <vincent.guittot@linaro.org> Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
show more ...
|
| bb7ce54e | 28-Jan-2025 |
Jerome Forissier <jerome.forissier@linaro.org> |
ci: add arm64 job
Add a CI job that builds and runs QEMUv8 tests (make check) on an arm64 host.
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Jens Wiklander <jens.wiklande
ci: add arm64 job
Add a CI job that builds and runs QEMUv8 tests (make check) on an arm64 host.
Signed-off-by: Jerome Forissier <jerome.forissier@linaro.org> Acked-by: Jens Wiklander <jens.wiklander@linaro.org>
show more ...
|
| ef1ebdc2 | 01-Oct-2024 |
Vignesh Raghavendra <vigneshr@ti.com> |
plat-k3: Add initial support for AM62Lx SoC
AM62Lx newest among on the K3 class of SoCs designed to be low footprint system where DDR can be as small as 128M. Hence, move the DDR location to the beg
plat-k3: Add initial support for AM62Lx SoC
AM62Lx newest among on the K3 class of SoCs designed to be low footprint system where DDR can be as small as 128M. Hence, move the DDR location to the beginning of DDR right after TF-A.
Disable TI SCI, secure boot info and HW unique ID support for now, they will be incrementally at later point in time as the underlying communication layer is different than AM62x.
Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com> Acked-by: Jerome Forissier <jerome.forissier@linaro.org> Reviewed-by: Dhruva Gole <d-gole@ti.com>
show more ...
|
| 1a7592e5 | 29-Jan-2025 |
Jens Wiklander <jens.wiklander@linaro.org> |
ci: QEMUv8: check SPMC at S-EL1 and SPs
Add a check entry for SPMC at S-EL1 and secure partitions.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Acked-by: Jerome Forissier <jerome.foris
ci: QEMUv8: check SPMC at S-EL1 and SPs
Add a check entry for SPMC at S-EL1 and secure partitions.
Signed-off-by: Jens Wiklander <jens.wiklander@linaro.org> Acked-by: Jerome Forissier <jerome.forissier@linaro.org>
show more ...
|
| d37748ab | 06-Jan-2025 |
Ed Tubbs <ectubbs@gmail.com> |
ci: add Rockchip RK3588 build
Add PLATFORM=rockchip-rk3588 build.
Signed-off-by: Ed Tubbs <ectubbs@gmail.com> Acked-by: Jerome Forissier <jerome.forissier@linaro.org> |