| /utopia/UTPA2-700.0.x/modules/dmx/hal/macan/fq/ |
| H A D | regFQ.h | 142 REG32_FQ str2mi_mid; //0x05 member
|
| H A D | halFQ.c | 166 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ(u32StartAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/manhattan/fq/ |
| H A D | regFQ.h | 142 REG32_FQ str2mi_mid; //0x05 member
|
| H A D | halFQ.c | 169 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ(u32StartAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/curry/fq/ |
| H A D | regFQ.h | 142 REG32_FQ str2mi_mid; //0x05 member
|
| H A D | halFQ.c | 178 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ(u32StartAddr) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/kano/fq/ |
| H A D | regFQ.h | 142 REG32_FQ str2mi_mid; //0x05 member
|
| H A D | halFQ.c | 156 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ(phyMiuOffsetFQBuf) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/k6/fq/ |
| H A D | regFQ.h | 142 REG32_FQ str2mi_mid; //0x05 member
|
| H A D | halFQ.c | 155 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ(phyMiuOffsetFQBuf) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/k6lite/fq/ |
| H A D | regFQ.h | 142 REG32_FQ str2mi_mid; //0x05 member
|
| H A D | halFQ.c | 155 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ(phyMiuOffsetFQBuf) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/fq/ |
| H A D | regFQ.h | 144 REG32_FQ str2mi_mid; //0x45 member
|
| H A D | halFQ.c | 197 …FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ((MS_U32)(phyStartAddr-_phyFQMiuOffset[u32FQEng])) &… in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/fq/ |
| H A D | regFQ.h | 144 REG32_FQ str2mi_mid; //0x45 member
|
| H A D | halFQ.c | 196 …FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ((MS_U32)(phyStartAddr-_phyFQMiuOffset[u32FQEng])) &… in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/fq/ |
| H A D | regFQ.h | 144 REG32_FQ str2mi_mid; //0x45 member
|
| H A D | halFQ.c | 197 …FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ((MS_U32)(phyStartAddr-_phyFQMiuOffset[u32FQEng])) &… in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/fq/ |
| H A D | regFQ.h | 144 REG32_FQ str2mi_mid; //0x45 member
|
| H A D | halFQ.c | 196 …FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ((MS_U32)(phyStartAddr-_phyFQMiuOffset[u32FQEng])) &… in HAL_FQ_PVR_SetBuf()
|
| /utopia/UTPA2-700.0.x/modules/dmx/hal/k7u/fq/ |
| H A D | regFQ.h | 145 REG32_FQ str2mi_mid; //0x05 member
|
| H A D | halFQ.c | 155 FQ32_W(&(_REGFIQ[u32FQEng].str2mi_mid), MIU_FQ(phyMiuOffsetFQBuf) & FIQ_STR2MI2_ADDR_MASK); in HAL_FQ_PVR_SetBuf()
|